Figure 3-9 Typical System Diagram (Power Pc Bus, 256Kx16 Fpm/Edo-Dram); Figure 3-10 Typical System Diagram (Pc Card (Pcmcia) Bus, 1Mx16 Fpm/Edo-Dram) - Epson S1D13505F00A Technical Manual

3: TYPICAL SYSTEM IMPLEMENTATION DIAGRAMS
PowerPC
BUS
A[0:10]
Decoder
Decoder
A[11:31]
D[0:15]
BI#
TS#
RD/WR#
TSIZ0
TSIZ1
TA#
CLKOUT
RESET#

Figure 3-9 Typical System Diagram (Power PC Bus, 256Kx16 FPM/EDO-DRAM)

PC Card
(PCMCIA)
BUS
A[25:21] Decoder
Decoder
A[20:0]
D[15:0]
WE#
CE2#
OE#
CE1#
WAIT#
BCLK
RESET#

Figure 3-10 Typical System Diagram (PC Card (PCMCIA) Bus, 1Mx16 FPM/EDO-DRAM)

1-8
Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com.
Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from
Power Oscillator
Management
M/R#
FPDAT[15:8]
FPDAT[7:0]
CS#
FPSHIFT
AB[20:0]
FPFRAME
DB[15:0]
FPLINE
DRDY
WE1#
BS#
S1D13505F00A
RD/WR# LCDPWR
RD#
RED,GREEN,BLUE
WE0#
WAIT# HRTC
VRTC
BUSCLK
RESET# IREF
256Kx16
FPM/EDO-DRAM
Power
Oscillator
Management
M/R# FPDAT[15:8]
FPDAT[7:0]
CS#
FPSHIFT
AB[20:0]
FPFRAME
DB[15:0]
FPLINE
DRDY
S1D13505F00A
WE0#
WE1#
LCDPWR
RD#
RED,GREEN,BLUE
RD/WR#
WAIT# HRTC
VRTC
BUSCLK
RESET# IREF
1Mx16
FPM/EDO-DRAM
EPSON
S1D13505F00A HARDWARE FUNCTIONAL
UD[7:0]
LD[7:0]
4/8/16-bit
FPSHIFT
LCD
FPFRAME Display
FPLINE
MOD
CRT
Display
IREF
UD[7:0]
LD[7:0]
4/8/16-bit
FPSHIFT
LCD
FPFRAME Display
FPLINE
MOD
CRT
Display
IREF
SPECIFICATION (X23A-A-001-12)