Cisco 12416 Installation And Configuration Manual page 280

Cisco systems bridge/router installation and configuration guide
Hide thumbs Also See for Cisco 12416:
Table of Contents

Advertisement

Field-Programmable Gate Array Overview
Some FPGA images are bundled within the Cisco IOS image and are updated
along with a new release. These type of FPGA images do not require flash
memory storage and are developed and expanded within Cisco IOS feature sets.
FPGA images stored in flash memory on the line card receive updates
occasionally. When the line card boots, Cisco IOS software may use an FPGA
image bundled within itself, or it may use the FPGA image stored in flash memory
on the line card.
Cisco IOS checks the revision of the FPGA code in flash memory during the boot
process and informs you if an upgrade is necessary.
The following example of Cisco IOS software boot text shows an FPGA upgrade
message (see underlined section):
*Aug 19 14:51:06 UTC: %MBUS-6-FABCONFIG: Switch Cards 0x1F (bitmask)
appropriate or corrupted for slot 0. Please run Field Diagnostics
image on slot 0 to upgrade the FPGA image.
GigabitEthernet2/0: Loss of Sync
GigabitEthernet2/0: Detected RX Loss of Signal
12.0(20030605:093502) [mliflian-25-thr-work-nog-lke 115]
If an upgrade message appears, you can run the field diagnostics to update the
image in flash memory. No actual tests are initiated when using field diagnostics
to update the FPGA; it only performs the update to the FPGA code. See the
"Upgrading an FPGA Image on a Line Card" section on page
When field diagnostics run, the target line card stops passing traffic and goes
offline (the rest of the router continues passing traffic normally). The line card is
loaded with the field diagnostics program, the FPG update is run, and if
successful, the card reboots to Cisco IOS. The entire process takes approximately
2 minutes and must be done one line card at a time.
Cisco 12016, Cisco 12416, and Cisco 12816 Router Installation and Configuration Guide
6-4
Primary Clock is CSC_1
Fabric Clock is Redundant
Bandwidth Mode : Full Bandwidth
*Aug 19 14:51:23 UTC: %MBUS-6-NO_FPGA_IMG: FPGA image is not
*Aug 19 14:51:31 UTC: %GRPGE-6-SYNC_LOSS: Interface
*Aug 19 14:51:31 UTC: %GRPGE-6-RX_LOS: Interface
SLOT 2:00:00:12: %SYS-5-RESTART: System restarted --
Cisco Internetwork Operating System Software
IOS (tm) GS Software (GLC1-LC-M), Experimental Version
Copyright (c) 1986-2003 by cisco Systems, Inc.
Compiled Tue 19-Aug-03 17:33 by mliflian
Chapter 6
Router Field Diagnostics
6-5.
OL-11495-01

Advertisement

Table of Contents
loading

This manual is also suitable for:

1281612016

Table of Contents