Functional Description - Intel F-Tile SDI II Agilex User Manual

2. Design Example Detailed Description
710496 | 2022.01.28
Software
• Intel Quartus Prime software version 21.4 Patch 0.01
• Either one of the following simulators for functional simulation:
— ModelSim - Intel FPGA Edition
— Questa-Intel FPGA Edition
— VCS/VCS MX
— Xcelium (Verilog only)
Related Information
Why does the SDI II Intel
the Support-Logic Generation stage?

2.3. Functional Description

The SDI II Intel FPGA IP core design example supports the following simplex and
duplex transceiver mode:.
• Parallel loopback with simplex mode
• Parallel loopback with duplex mode
• Serial loopback with simplex mode
• Serial loopback with duplex mode
Send Feedback
® ™
Agilex F-Tile FPGA IP design example fail to compile at
F-Tile SDI II Intel
® ™
Agilex FPGA IP Design Example User Guide
15