Part 2.7: Jtag Interface - Alinx AX7050 User Manual

Spartan-7 FPGA Development Board AX7050 User Manual
3.3V
3.3V
3.3V
U1
LED1 DONE PWR
G15
FPGA
DONE
Figure 2-6-1: LED lights on core board Schematic
Figure 2-6-2: LED lights on the Core Board
User LEDs Pin Assignment
Signal Name FPGA Pin Number Description
LED1 G15 User LED

Part 2.7: JTAG Interface

The JTAG test socket J1 is reserved on the AC7050 core board for JTAG
download and debugging when the core board is used alone. Figure 2-7-1 is
Amazon Store: https://www.amazon.com/alinx
21 / 52