Ethernet Phy User Leds - Xilinx AC701 User Manual

For the artix-7 fpga
Hide thumbs Also See for AC701:
Table of Contents

Advertisement

Chapter 1: AC701 Evaluation Board Features
Ethernet PHY Clock Source
A 25.00 MHz, 50 ppm crystal at X1 is the clock source for the 88E1116R PHY at U12.
Figure 1-21
X-Ref Target - Figure 1-21

Ethernet PHY User LEDs

[Figure
The three Ethernet PHY user LEDs shown in
jack P4. The on/off state for each LED is software dependent and has no specific meaning
at Ethernet PHY power-on.
X-Ref Target - Figure 1-22
VCC3V3
PHY_LED0
GND
38
shows the clock source.
C406
18pF 50V
NPO
R275
1.0M 5%
C405
18pF 50V
NPO
GND
Figure 1-21: Ethernet PHY Clock Source
1-2, callout 20]
VCC3V3
R281
261Ω
1/10W
DS13
LED-GRN-SMT
Q3
NDS331N
PHY_LED1
460 mW
GND
Figure 1-22: Ethernet PHY User LEDs
www.xilinx.com
X1
25.00 MHz
50 ppm
4
X1
3
GND1
NC
1
GND2
X2
2
NC
Figure 1-22
are located near the RJ45 Ethernet
R280
261Ω
1/10W
DS12
LED-GRN-SMT
Q3
NDS331N
PHY_LED2
460 mW
PHY_XTAL_OUT
PHY_XTAL_IN
UG952_c1_21_100312
VCC3V3
R279
261Ω
1/10W
DS11
LED-GRN-SMT
Q3
NDS331N
460 mW
GND
UG952_c1_22_100312
AC701 Evaluation Board
UG952 (v1.0) October 23, 2012

Advertisement

Table of Contents
loading

Table of Contents