Table of Contents
Advertisement
X-Ref Target - Figure 1-40
XADC_VCC5V0
VCCO_VADJ
Table 1-31
Table 1-31: XADC Header J19 Pinout
Net Name
XADC_VN, _VP
XADC_VAUX0P, N
XADC_VAUX8N, P
DXP, DXN
XADC_AGND
XADC_VREF
XADC_VCC5V0
XADC_VCC_HEADER
VCCO_VADJ
GND
XADC_GPIO_3, 2, 1, 0
AC701 Evaluation Board
UG952 (v1.0) October 23, 2012
XADC_VN
XADC_VAUX0P
XADC_VAUX8N
XADC_DXP
XADC_VREF
XADC_GPIO_1
XADC_GPIO_3
Figure 1-40: XADC header (J19)
describes the XADC header J19 pin functions.
J19 Pin
Number
1, 2
Dedicated analog input channel for the XADC.
Auxiliary analog input channel 0. Also supports use as IO inputs when anti
3, 6
alias capacitor is not present.
Auxiliary analog input channel 8. Also supports use as IO inputs when anti
7, 8
alias capacitor is not present.
9, 12
Access to thermal diode.
4, 5, 10
Analog ground reference.
11
1.25V reference from the board.
13
Filtered 5V supply from board.
14
Analog 1.8V supply for XADC.
15
VCCO supply for bank which is the source of DIO pins.
16
Digital Ground (board) Reference
Digital IO. These pins should come from the same bank. These IOs should not
19, 20, 17, 18
be shared with other functions because they are required to support three-state
operation.
www.xilinx.com
J19
1
2
3
4
5
6
XADC_VAUX0N
XADC_VAUX8P
7
8
9
10
11
12
XADC_VCC_HEADER
13
14
15
16
17
18
XADC_GPIO_0
XADC_GPIO_2
19
20
GND
XADC_AGND
XADC_AGND
Description
Feature Descriptions
XADC_VP
XADC_DXN
UG952_c1_40_101612
67
Advertisement
Table of Contents
