8-Bit Compare Output (16-Bit); 8-Bit Capture Mode - Abov MC80F0304 User Manual

8-bit single-chip microcontrollers
Table of Contents

Advertisement

MC80F0304/08/16
TM2
7
-
-
6
CAP2 T2CK2
5
4
T2CK1
BTCL
3
T2CK0
2
T2CN
1
0
T2ST
ADDRESS: 0D6
H
-
-
0
X
X
X
X
X
INITIAL VALUE: --000000
B
X means don't care
TM3
7
6
5
4
3
2
1
0
ADDRESS: 0D8
H
POL
16BIT
PWM3E
0
0
CAP3
T3CK1
BTCL
T3CK0
T3CN T3ST
INITIAL VALUE: 00
H
X
1
1
1
X
X
X means don't care
T2CK[2:0]
DETECTOR
EDGE
EC1 PIN
111
T2ST
÷ 4
÷ 2
000
1: Clear and start
0: Stop
X
IN
PIN
÷ 8
001
010
T3 + T2
÷ 16
011
(16-bit)
clear
÷ 256
÷ 64
100
T2CN
TIMER 2
÷ 1024
101
Comparator
T2IF
INTERRUPT
110
(Not Timer 3 interrupt)
MUX
TDR3 + TDR2
(16-bit)
Higher byte Lower byte
COMPARE DATA
TIMER 2 + TIMER 3 → TIMER 2 (16-bit)
Figure 13-10 16-bit Timer/Counter for Timer 2, 3

13.3 8-bit Compare Output (16-bit)

tion. To pulse out, the timer match can goes to port pin( T0O or
The MC80F0304/0308/0316 has Timer Compare Output func-
nal having a 50 : 50 duty square wave, and output frequency is
same as below equation.
T2O) as shown in Figure 13-3 or Figure 13-4 . Thus, pulse out is
pin, R05/AN5//T0O/TXD or R06/AN6/T2O/ACK.
generated by the timer match. These operation is implemented to
COMP
f
------------------------------------------------------------------------------------------ -
=
×
Oscillation Frequency
×
TDR
(
+
1 )
In this mode, the bit T0OE or T2OE bit of Port Selection register1
2
Prescaler Value
(PSR1.0 or PSR1.1) should be set to "1". This pin output the sig-

13.4 8-bit Capture Mode

The Timer 0 capture mode is set by bit CAP0 of timer mode reg-
ister TM0 (bit CAP1 of timer mode register TM1 for Timer 1) as
mode, and Timer interrupt is generated when timer register T0
external input. This counting function is same with normal timer
shown in Figure 13-11 . Likewise, the Timer 2 capture mode is
(T1, T2, T3) increases and matches TDR0 (TDR1, TDR2,
set by bit CAP2 of timer mode register TM2 (bit CAP3 of timer
mode register TM3 for Timer 3) as shown in Figure 13-12 .
TDR3).
The Timer/Counter register is increased in response internal or
This timer interrupt in capture mode is very useful when the pulse
width of captured signal is more wider than the maximum period
November 4, 2011 Ver 2.12
67

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents