Sign In
Upload
Manuals
Brands
Abov Manuals
Microcontrollers
MC95FG0128A
Abov MC95FG0128A Manuals
Manuals and User Guides for Abov MC95FG0128A. We have
1
Abov MC95FG0128A manual available for free PDF download: User Manual
Abov MC95FG0128A User Manual (201 pages)
8-BIT
Brand:
Abov
| Category:
Microcontrollers
| Size: 3 MB
Table of Contents
Revision History
2
Table of Contents
4
List of Figures
7
1 Overview
10
Description
10
Features
10
Ordering Information
12
Figure 1.1 Device Nomenclature
12
Development Tools
13
Figure 1.2 Debugger and Pin Description
13
Figure 1.3 OCD Interface Circuit
14
Figure 1.4 E-PGM+ Component and Connector
15
Figure 1.5 Pgmpluslc Writer
16
Figure 1.6 E-PGM+ Gang4/6 Programmer
17
2 Block Diagram
18
Figure 2.1 MC95FG0128A Block Diagram
18
Figure 2.2 MC95FG8128A Block Diagram
19
Figure 2.3 MC95FG6128A Block Diagram
20
3 Pin Assignmnet
21
Figure 3.1 MC95FG0128A 100 Pin LQFP Assignment
21
Figure 3.2 MC95FG0128A 80 Pin LQFP Assignment
22
4 Package Diagram
26
Figure 4.1 100 Pin LQFP Package
26
Figure 4.2 80 Pin LQFP Package
27
Figure 4.3 80 Pin MQFP Package
28
Figure 4.4 64 Pin LQFP Package
29
Figure 4.5 64 Pin LQFP14 Package
30
5 Pin Description
31
6 Port Structures
35
General Purpose I/O Port
35
Figure 6.1 General Purpose I/O Port
35
External Interrupt I/O Port
36
Figure 6.2 General Purpose I/O Port
36
7 Electrical Characteristics
37
Absolute Maximum Ratings
37
Recommended Operating Conditions
37
A/D Converter Characteristics
38
Voltage Dropout Converter Characteristics
38
Power-On Reset Characteristics
39
Brown out Detector Characteristics
39
Internal RC Oscillator Characteristics
39
Ring-Oscillator Characteristics
40
PLL Characteristics
40
DC Characteristics
41
AC Characteristics
42
Figure 7.1 AC Timing
42
SPI Characteristics
43
Figure 7.2 SPI Timing
43
Typical Characteristics
44
8 Memory
45
Program Memory
45
Figure 8.1 Program Memory
46
Data Memory
47
Figure 8.2 Data Memory Map
47
Figure 8.3 Lower 128 Bytes RAM
48
EEPROM Data Memory and XSRAM
49
Figure 8.4 XDATA Memory Area
49
SFR Map
50
9 I/O Ports
54
Port Register
54
Px Port
57
10 Interrupt Controller
59
Overview
59
External Interrupt
60
Figure 10.1 External Interrupt Description
60
Block Diagram
61
Figure 10.2 Block Diagram of Interrupt
61
Interrupt Vector Table
62
Interrupt Sequence
62
Figure 10.3 Interrupt Sequence Flow
63
Effective Timing after Controlling Interrupt Bit
64
Figure 10.4 Interrupt Enable Register Effective Timing
64
Multi Interrupt
65
Figure 10.5 Execution of Multi Interrupt
65
Interrupt Enable Accept Timing
66
Interrupt Service Routine Address
66
Saving/Restore General-Purpose Registers
66
Figure 10.6 Interrupt Response Timing Diagram
66
Figure 10.7 Correspondence between Vector Table Address and the Entry Address of ISR
66
Figure 10.8 Saving/Restore Process Diagram & Sample Source
66
Interrupt Timing
67
Interrupt Register Overview
67
Figure 10.9 Timing Chart of Interrupt Acceptance and Interrupt Return Instruction
67
Interrupt Register Description
69
11 Peripheral Hardware
74
Clock Generator
74
Figure 11.1 Clock Generator Block Diagram
74
Bit
78
Figure 11.2 BIT Block Diagram
78
Wdt
80
Figure 11.3 WDT Block Diagram
80
Figure 11.4 WDT Interrupt Timing Waveform
82
Figure 11.5 Watch Timer Block Diagram
83
Timer/Pwm
86
Figure 11.6 8 Bit Timer/Event Counter2, 3 Block Diagram
87
Figure 11.7 Timer/Event Counter0, 1 Example
88
Figure 11.8 Operation Example of Timer/Event Counter0, 1
88
Figure 11.9 16 Bit Timer/Event Counter0, 1 Block Diagram
89
Figure 11.10 8-Bit Capture Mode for Timer0, 1
90
Figure 11.11 Input Capture Mode Operation of Timer 0, 1
91
Figure 11.12 Express Timer Overflow in Capture Mode
91
Figure 11.13 16-Bit Capture Mode of Timer 0, 1
92
Figure 11.14 PWM Mode
93
Figure 11.15 Example of PWM at 4Mhz
94
Figure 11.16 Example of Changing the Period in Absolute Duty Cycle at 4Mhz
94
Figure 11.17 Timerx 16-Bit Mode Block Diagram
99
Figure 11.18 16-Bit Capture Mode of Timer X
100
Figure 11.19 PWM Mode
101
Figure 11.20 Example of PWM at 8Mhz
102
Buzzer Driver
108
Figure 11.21 Buzzer Driver Block Diagram
108
Usart
110
Figure 11.22 USART Block Diagram
111
Figure 11.23 Clock Generation Block Diagram
112
Figure 11.24 Synchronous Mode Xckn Timing
113
Figure 11.25 Frame Format
114
Figure 11.26 Start Bit Sampling
118
Figure 11.27 Sampling of Data and Parity Bit
118
Figure 11.28 Stop Bit Sampling and Next Start Bit Sampling
119
Figure 11.29 SPI Clock Formats When UCPHA=0
120
Figure 11.30 SPI Clock Formats When UCPHA=1
121
Spi
128
Figure 11.31 SPI Block Diagram
128
Figure 11.32 SPI Transmit/Receive Timing Diagram at CPHA = 0
130
Figure 11.33 SPI Transmit/Receive Timing Diagram at CPHA = 1
130
I 2 C
133
Figure 11.34 I 2 C Block Diagram
133
Figure 11.35 Bit Transfer on the I C-Bus
134
Figure 11.36 START and STOP Condition
134
Figure 11.37 Data Transfer on the I C-Bus
135
Figure 11.38 Acknowledge on the I C-Bus
135
Figure 11.39 Clock Synchronization During Arbitration Procedure
136
Figure 11.40 Arbitration Procedure of Two Masters
136
Figure 11.41 Formats and States in the Master Transmitter Mode
139
Figure 11.42 Formats and States in the Master Receiver Mode
141
Figure 11.43 Formats and States in the Slave Transmitter Mode
143
Figure 11.44 Formats and States in the Slave Receiver Mode
145
12-Bit A/D Converter
150
Figure 11.45 ADC Block Diagram
150
Figure 11.46 A/D Analog Input Pin Connecting Capacitor
151
Figure 11.47 A/D Power(AVDD) Pin Connecting Capacitor
151
Figure 11.48 ADC Operation for Align Bit
151
Figure 11.49 Converter Operation Flow
152
Calculator_Ai
155
Figure 11.50 Calculator Block Diagram
155
12 Power down Operation
159
Overview
159
Peripheral Operation in IDLE/STOP Mode
159
IDLE Mode
160
STOP Mode
160
Figure 12.1 IDLE Mode Release Timing by External Interrupt
160
Figure 12.2 IDLE Mode Release Timing by /RESET
160
Figure 12.3 STOP Mode Release Timing by External Interrupt
161
Figure 12.4 STOP Mode Release Timing by /RESET
161
Release Operation of STOP1, 2 Mode
162
Figure 12.5 STOP1, 2 Mode Release Flow
162
13 Reset
164
Overview
164
Reset Source
164
Block Diagram
164
Figure 13.1 RESET Block Diagram
164
RESET Noise Canceller
165
Power on RESET
165
Figure 13.2 Reset Noise Canceller Time Diagram
165
Figure 13.3 Fast VDD Rising Time
165
Figure 13.4 Internal RESET Release Timing on Power-Up
166
Figure 13.5 Configuration Timing When Power-On
166
Figure 13.6 Boot Process Wave Form
167
External RESETB Input
168
Figure 13.7 Timing Diagram after RESET
168
Figure 13.8 Oscillator Generating Waveform Example
168
Brown out Detector Processor
169
Figure 13.9 Block Diagram of BOD
169
Figure 13.10 Internal Reset at the Power Fail Situation
169
Figure 13.11 Configuration Timing When BOD RESET
170
14 On-Chip Debug System
172
Overview
172
Two-Pin External Interface
173
Figure 14.1 Block Diagram of On-Chip Debug System
173
Figure 14.2 10-Bit Transmission Packet
174
Figure 14.3 Data Transfer on the Twin Bus
174
Figure 14.4 Bit Transfer on the Serial Bus
175
Figure 14.5 Start and Stop Condition
175
Figure 14.6 Acknowledge on the Serial Bus
175
Figure 14.7 Clock Synchronization During Wait Procedure
176
Figure 14.8 Connection of Transmission
176
15 Memory Programming
177
Overview
177
Flash and EEPROM Control and Status Register
177
Memory Map
181
Figure 15.1 Flash Memory Map
181
Figure 15.2 Address Configuration of Flash Memory
182
Figure 15.3 Data EEPROM Memory Map
182
Figure 15.4 Address Configuration of Data EEPROM
183
Serial In-System Program Mode
184
Figure 15.5 the Sequence of Page Program and Erase of Flash Memory
184
Figure 15.6 the Sequence of Bulk Erase of Flash Memory
185
Parallel Mode
191
Figure 15.7 Pin Diagram for Parallel Programming
191
Figure 15.8 Parallel Byte Read Timing of Program Memory
192
Figure 15.9 Parallel Byte Write Timing of Program Memory
193
Mode Entrance Method of ISP and Byte-Parallel Mode
194
Figure 15.10 ISP Mode
194
Figure 15.11 Byte-Parallel Mode
194
Security
195
Advertisement
Advertisement
Related Products
abov MC95FG308 Series
abov MC95FG308U
abov MC95FG308L
abov MC95FG308H
abov MC95FG308M
abov MC95FG208R
abov MC95FG208D
abov MC95FG208M
abov MC95FG208H
abov MC95FG308D
Abov Categories
Microcontrollers
Computer Hardware
Motherboard
Smoke Alarm
Control Unit
More Abov Manuals
Login
Sign In
OR
Sign in with Facebook
Sign in with Google
Upload manual
Upload from disk
Upload from URL