Sign In
Upload
Manuals
Brands
abov Manuals
Microcontrollers
MC96FR116C Series
abov MC96FR116C Series Manuals
Manuals and User Guides for abov MC96FR116C Series. We have
1
abov MC96FR116C Series manual available for free PDF download: User Manual
abov MC96FR116C Series User Manual (196 pages)
8-BIT MICROCONTROLLERS
Brand:
abov
| Category:
Microcontrollers
| Size: 3 MB
Table of Contents
Revision History
2
Table of Contents
5
List of Figures
8
1 Overview
11
Description
11
Features
11
Ordering Information
12
Figure 1-1 Device Nomenclature
13
Development Tools
14
Figure 1-2 OCD Software and Connector
14
Figure 1-3 OCD Mode Sequence
15
Figure 1-4 OCD Interface Circuit
16
Figure 1-5 E-PGM
17
Figure 1-6 Pgmpluslc-II
18
Figure 1-7 Gang Programmer
18
2 Block Diagram
19
Figure 2-1 Block Diagram of MC96FR116C
19
3 Pin Configurations
20
Figure 3-1 16 WLCSP Pin-Out of MC96FR116CW
20
Figure 1-5 E
21
Figure 3-2 16 QFN Pin-Out of MC96FR116CU
21
Figure 3-3 20 TSSOP Pin-Out of MC96FR116CR
22
4 Package Dimension
23
Figure 4-1 PKG DIMENSION (16 WLCSP)
23
Figure 4-2 PKG DIMENSION (16 QFN)
24
Figure 4-3 PKG DIMENSION (20 TSSOP)
25
5 Pin Description
26
6 Port Structures
27
General Purpose I/O Port
27
Figure 6-1 General I/O
27
External Interrupt I/O Port
28
Figure 6-2 I/O with External Interrupt Function
28
REM_PP_OUT Port
29
REM_OD_OUT Port
29
7 Electrical Characteristics
30
Absolute Maximum Ratings
30
Recommended Operating Condition
30
Power Sequence Characteristics
30
VOLTAGE DROPOUT CONVERTER(1.8V Internal Regulator) CHARACTERISTICS
31
Brown out Detector(Bod) Characteristics
31
RAM Data Retention CHARACTERISTICS
31
Flash Characteristics
31
Internal RC Oscillator CHARACTERISTICS
32
Internal RING Oscillator CHARACTERISTICS
32
Analog Comparator CHARACTERISTICS
32
Power-On Reset Characteristics
33
DC Characteristics
33
Ac Characteristics
34
Figure 7-1 AC Timing
35
I2C Characteristics
36
Figure 7-2 Timing Diagram of I 2 C
36
Rem_Pp_Out Port Characteristics
37
Figure 7-3 IOL Vs VOL for REM_PP_OUT
37
Figure 7-4 IOH Vs VOH for REM_PP_OUT
37
Rem_Od_Out Port Characteristics
38
Typical Characteristics
38
Figure 7-5 Characteristics for REM_OD_OUT
38
8 Memory
39
Program Memory
39
Figure 8-1 Program Memory
39
Iram
40
Figure 8-2 DATA MEMORY (IRAM)
40
Figure 8-3 Lower 128 Byte of IRAM
41
Figure 8-4 PSW Register
43
Xram
44
Figure 8-5 DATA MEMORY (XRAM)
44
Registers
45
9 I/O Ports
49
Introduction
49
Register Description
49
10 Interrupt Controller
55
Overview
55
External Interrupt
56
Figure 10-1 External Interrupt Trigger Condition
56
Block Diagram
57
Figure 10-2 Block Diagram of Interrupt Controller
57
Interrupt Vectors
58
Interrupt Sequence
58
Effective Time of Interrupt Request
59
Figure 10-3 Sequence of Interrupt Handling
59
Multiple Interrupts
60
Figure 10-4 Effective Time of Interrupt Request after Setting Iex Registers
60
Figure 10-5 Accept of Another Interrupt Request in Interrupt Service Routine
60
Interrupt Service Procedure
61
Generation of Branch Address to Interrupt Service Routine(ISR)
61
Figure 10-6 Interrupt Request and Service Procedure
61
Saving and Restoring General Purpose Registers
62
Figure 10-7 Generating Branch Address to BIT Interrupt Service Routine from Vector Table
62
Figure 10-8 Processing General Registers While an Interrupt Is Serviced
62
Interrupt Timing
63
Interrupt Registers
63
Figure 10-9 Timing Chart for Interrupt Accept and Branch Address Generation
63
11 Peripheral Units
70
Clock Generator
70
Figure 11-1 Block Diagram of Clock Generator
70
Basic Interval Timer (BIT)
72
Figure 11-2 Block Diagram of BIT
73
Watch Dog Timer (WDT)
75
Figure 11-3 Block Diagram
75
Figure 11-4 WDT Interrupt and Reset Timing
76
Timer/Pwm
77
Figure 11-5 Block Diagram of Timer 0,1 in 8-Bit Timer/Counter Mode
79
Figure 11-6 Interrupt Period of Timer 0, 1
80
Figure 11-7 Counter Operation of Timer 0, 1
80
Figure 11-8 Block Diagram of Timer 0, 1 in 16-Bit Timer/ Counter Mode
81
Figure 11-9 Block Diagram of Timer 0, 1 in 8-Bit Capture Mode
83
Figure 11-10 Timer 0,1 Operation in 8-Bit Input Capture Mode
84
Figure 11-11 Example of Capture Interval Calculation in 8-Bit Input Capture Mode
84
Figure 11-12 Block Diagram of Timer 0, 1 in 16-Bit Capture Mode
85
Figure 11-13 Block Diagram of Timer 1 in PWM Mode
86
Figure 11-14 Example of PWM Waveform
87
Figure 11-15 Behavior of Waveform When Changing Period
87
Figure 11-16 Block Diagram of 16-Bit Timer 2 in Output Compare or Event Counter Mode
92
Figure 11-17 Block Diagram of Timer 2 in Capture Mode
92
Figure 11-18 Block Diagram of Timer 2 in Carrier Counting Mode
93
Figure 11-19 Block Diagram of Timer 3 in Output Compare or Event Counter Mode
97
Figure 11-20 Block Diagram of Timer 3 in Capture Mode
98
Figure 11-21 Block Diagram of Timer 3 in Carrier Counting Mode
99
Figure 11-22 Block Diagram of Timer 3 in PWM Mode
100
Figure 11-23 Example of PWM Waveform
101
Watch Timer with Event Capture Function (WT)
106
Figure 11-24 Block Diagram of Watch Timer in Normal Mode
106
Figure 11-25 Block Diagram of Watch Timer in IR Capture Mode
107
Figure 11-26 Timing Diagram of Watch Timer in IR Capture Mode
107
IR Capture Control (IRCC)
112
Figure 11-27 Block Diagram of IR Capture Function
112
Figure 11-28 Block Diagram of IR Learning
112
Figure 11-29 Timing Diagram of IR Learning
113
Carrier Generator
116
Figure 11-30 Block Diagram of Carrier Generator
116
Figure 11-31 Period of Carrier Signal and Remote Data Pulse
120
Figure 11-32 REMOUT by CRF & ROB (in Case of CEN=1, RDPE=1)
121
Figure 11-33 REMOUT by ROB Only (in Case of CEN=0, RDPE=1)
122
Figure 11-34 REMOUT by RODR
122
Key Scan
124
Figure 11-35 Block Diagram of KEYSCAN Module
124
Uart
127
Figure 11-36 the Block Diagram of UART
128
Figure 11-37 the Block Diagram of UART
128
Figure 11-38 the Block Diagram of Clock Generation
129
Figure 11-39 Frame Format
130
Figure 11-40 Start Bit Sampling
133
Figure 11-41 the Sampling of Data and Parity Bit
134
Figure 11-42 Stop Bit Sampling and Next Start Bit Sampling
134
Figure 11-43 I 2 C Block Diagram
141
I 2 C
141
Figure 11-44 Bit Transfer on the I C-Bus
142
Figure 11-45 START and STOP Condition
142
Figure 11-46 STOP or Repeated START Condition
143
Figure 11-47 Acknowledge on the I C-Bus
143
Figure 11-48 Clock Synchronization During Arbitration Procedure
144
Figure 11-49 Arbitration Procedure of Two Masters
144
Figure 11-50 Formats and States in the Master Transmitter Mode
147
Figure 11-51 Formats and States in the Master Receiver Mode
149
Figure 11-52 Formats and States in the Slave Transmitter Mode
151
Figure 11-53 Formats and States in the Slave Receiver Mode
153
12 Power Management
158
Overview
158
Peripheral Operation in Sleep/Stop/Bod Mode
158
SLEEP Mode
158
STOP Mode
159
Figure 12-1 Wake-Up from SLEEP Mode by an Interrupt
159
Figure 12-2 SLEEP Mode Release by an External Reset
159
Figure 12-3 Wake-Up from STOP Mode by an Interrupt
160
Figure 12-4 STOP Mode Release by an External Reset
160
BOD Mode
161
Figure 12-5 BOD Mode During Normal Mode
162
Figure 12-6 BOD Mode During Stop Mode
163
Register Map
164
Register Description
164
Power Sequence
164
Figure 12-7 Power Sequence
164
13 Reset
165
Overview
165
Reset Source
165
Block Diagram
165
Figure 13-1 Block Diagram of Reset Circuit
165
Noise Canceller for External Reset Pin
166
Power-On-RESET
166
Figure 13-2 Noise Cancelling of External Reset Pin
166
Figure 13-3 Reset Release Timing When Power Is Supplied (VDD Rises Rapidly)
166
Figure 13-4 Reset Release Timing When Power Is Supplied (VDD Rises Slowly)
167
Figure 13-5 Fuse Configuration Value Read Timing after Power on
167
External RESETB Input
168
Figure 13-6 Operation According to Power Level
168
Brown out Detector
169
Figure 13-7 Reset Procedure Due to External Reset Input
169
Figure 13-8 Block Diagram of BOD
170
Register Map
171
Register Description
171
Figure 13-9 Configuration Value Read Timing When BOD RESET Is Asserted
171
14 On-Chip Debug System
174
Overview
174
Two-Pin External Interface
175
Figure 14-1 Block Diagram of On-Chip Debug System
175
Figure 14-2 10-Bit Transmission Packets
176
Figure 14-3 Data Transfer on the Twin Bus
176
Figure 14-4 Bit Transfer on the Serial Bus
177
Figure 14-5 Start and Stop Condition
177
Figure 14-6 Acknowledge by Receiver
177
Figure 14-7 Clock Synchronization During Wait Procedure
178
Figure 14-8 Wire Connection for Serial Communication
178
15 FLASH Memory Controller
179
Overview
179
Boot Area
179
Register Map
180
Figure 15-1 Program Memory Address Space
180
Register Description
181
Memory Map
187
Figure 15-2 FLASH Memory Map
187
Figure 15-3 FLASH Memory Address Generation
187
Serial In-System Program Mode
188
Security
192
16 Fuse
193
FUSE Control Register
193
17 Appendix
194
Advertisement
Advertisement
Related Products
abov MC96FR364B
abov MC96FR116CR
abov MC96FR116CU
abov MC96FR116CW
abov MC96F8204 Series
abov MC96F8104M
abov MC96F6432Q
abov MC96F6332D
Abov MC96F6432S Series
Abov MC96F6432A
abov Categories
Microcontrollers
Computer Hardware
Motherboard
Smoke Alarm
Control Unit
More abov Manuals
Login
Sign In
OR
Sign in with Facebook
Sign in with Google
Upload manual
Upload from disk
Upload from URL