Sign In
Upload
Manuals
Brands
Abov Manuals
Microcontrollers
MC97F2664
Abov MC97F2664 Manuals
Manuals and User Guides for Abov MC97F2664. We have
1
Abov MC97F2664 manual available for free PDF download: User Manual
Abov MC97F2664 User Manual (259 pages)
8-BIT MICROCONTROLLERS
Brand:
Abov
| Category:
Microcontrollers
| Size: 4 MB
Table of Contents
Table of Contents
3
1 Overview
10
Description
10
Features
11
Ordering Information
12
Table 1-1 Ordering Information of MC97F2664
12
Development Tools
13
Figure 1.1 OCD2 Debugger and Pin Description
13
Figure 1.2 Pgmplususb (Single Writer)
14
Figure 1.3 Standalone Pgmplus (Single Writer)
14
Figure 1.4 Standalone Gang8 (for Mass Production)
14
2 Block Diagram
15
Figure 2.1 Block Diagram
15
3 Pin Assignment
16
Figure 3.1 MC97F2664L 64LQFP-1010 Pin Assignment
16
Figure 3.2 MC97F2664L14 64LQFP-1414 Pin Assignment
17
Figure 3.1 MC97F2664UB 64QFN Pin Assignment
18
Figure 3.3 MC97F2464 44MQFP-1010 Pin Assignment
19
4 Package Diagram
20
Figure 4.1 64-Pin LQFP-1010 Package
20
Figure 4.2 64-Pin LQFP-1414 Package
21
Figure 4.3 64-Pin QFN Package
22
Figure 4.4 44-Pin MQFP-1010 Package
23
5 Pin Description
24
Table 5-1 Normal Pin Description
24
6 Port Structures
29
General Purpose I/O Port
29
Figure 6.1 General Purpose I/O Port
29
External Interrupt I/O Port
30
Figure 6.2 External Interrupt I/O Port
30
7 Electrical Characteristics
31
Absolute Maximum Ratings
31
Recommended Operating Conditions
31
Table 7-1 Absolute Maximum Ratings
31
Table 7-2 Recommended Operating Conditions
31
A/D Converter Characteristics
32
Table 7-3 A/D Converter Characteristics
32
Power-On Reset Characteristics
33
Low Voltage Reset and Low Voltage Indicator Characteristics
33
Table 7-4 Power-On Reset Characteristics
33
Table 7-5 LVR and LVI Characteristics
33
Internal RC Oscillator Characteristics
34
Internal Watch-Dog Timer RC Oscillator Characteristics
34
Table 7-6 High Internal RC Oscillator Characteristics
34
Table 7-7 Internal WDTRC Oscillator Characteristics
34
DC Characteristics
35
Table 7-8 DC Characteristics
35
AC Characteristics
37
Figure 7.1 Input Timing for RESETB
37
Figure 7.2 Input Timing for External Interrupts
37
Figure 7.3 Input Timing for EC0 - EC9
37
Table 7-9 AC Characteristics
37
SPI Characteristics
38
Figure 7.4 SPI Timing
38
Table 7-10 SPI Characteristics
38
UART Characteristics
39
Figure 7.5 Waveform for UART Timing Characteristics
39
Figure 7.6 Timing Waveform for the UART Module
39
Table 7-11 UART Characteristics
39
I2C Characteristics
40
Figure 7.7 I2C Timing
40
Table 7-12 I2C Characteristics
40
Data Retention Voltage in Stop Mode
41
Figure 7.8 Stop Mode Release Timing When Initiated by an Interrupt
41
Figure 7.9 Stop Mode Release Timing When Initiated by RESETB
41
Table 7-13 Data Retention Voltage in Stop Mode
41
Internal Flash Rom Characteristics
42
Input/Output Capacitance
42
Table 7-14 Internal Flash Rom Characteristics
42
Table 7-15 Input/Output Capacitance
42
Main Clock Oscillator Characteristics
43
Figure 7.10 Crystal/Ceramic Oscillator
43
Figure 7.11 External Clock
43
Table 7-16 Main Clock Oscillator Characteristics
43
Sub Clock Oscillator Characteristics
44
Figure 7.12 Crystal Oscillator
44
Figure 7.13 External Clock
44
Table 7-17 Sub Clock Oscillator Characteristics
44
Main Oscillation Stabilization Characteristics
45
Sub Oscillation Characteristics
45
Figure 7.14 Clock Timing Measurement at XIN
45
Figure 7.15 Clock Timing Measurement at SXIN
45
Table 7-18 Main Oscillation Stabilization Characteristics
45
Table 7-19 Sub Oscillation Stabilization Characteristics
45
Operating Voltage Range
46
Figure 7.16 Operating Voltage Range
46
Recommended Circuit and Layout
47
Figure 7.17 Recommended Circuit and Layout
47
Recommended Circuit and Layout with SMPS Power
48
Figure 7.18 Recommended Circuit and Layout with SMPS Power
48
Typical Characteristics
49
Figure 7.19 RUN (IDD1) Current
49
Figure 7.20 IDLE (IDD2) Current
49
Figure 7.21 SUB RUN (IDD3) Current
50
Figure 7.22 SUB IDLE (IDD4) Current
50
Figure 7.23 STOP (IDD5) Current
51
8 Memory
52
Program Memory
52
Figure 8.1 Program Memory
53
Data Memory
54
Figure 8.2 Data Memory Map
54
Figure 8.3 Lower 128 Bytes RAM
55
XRAM Memory
56
Figure 8.4 XDATA Memory Area
56
SFR Map
57
Table 8-1 SFR Map Summary
57
Table 8-2 Extended SFR Map Summary
58
Table 8-3 SFR Map
59
Table 8-4 Extended SFR Map
63
9 I/O Ports
70
Port Register
70
Table 9-1 Port Register Map
71
P0 Port
73
P1 Port
75
P2 Port
78
P3 Port
81
P4 Port
84
P5 Port
86
P6 Port
88
P7 Port
90
10 Interrupt Controller
92
Overview
92
External Interrupt
93
Figure 10.1 External Interrupt Description
93
Block Diagram
94
Figure 10.2 Block Diagram of Interrupt
94
Interrupt Vector Table
95
Table 10-1 Interrupt Vector Address Table
95
Interrupt Sequence
96
Figure 10.3 Interrupt Vector Address Table
96
Effective Timing after Controlling Interrupt Bit
97
Figure 10.4 Effective Timing of Interrupt Enable Register
97
Figure 10.5 Effective Timing of Interrupt Flag Register
97
Multi Interrupt
98
Figure 10.6 Effective Timing of Interrupt
98
Interrupt Enable Accept Timing
99
Interrupt Service Routine Address
99
Saving/Restore General-Purpose Registers
99
Figure 10.7 Interrupt Response Timing Diagram
99
Figure 10.8 Correspondence between Vector Table Address and the Entry Address of ISP
99
Figure 10.9 Saving/Restore Process Diagram and Sample Source
99
Interrupt Timing
100
Interrupt Register Overview
100
Figure 10.10 Timing Chart of Interrupt Acceptance and Interrupt Return Instruction
100
Interrupt Register Description
102
Table 10-2 Interrupt Register Map
102
11 Peripheral Hardware
112
Clock Generator
112
Figure 11.1 Clock Generator Block Diagram
112
Table 11-1 Clock Generator Register Map
113
Basic Interval Timer
115
Figure 11.2 Basic Interval Timer Block Diagram
115
Table 11-2 Basic Interval Timer Register Map
116
Watch Dog Timer
118
Figure 11.3 Watch Dog Timer Interrupt Timing Waveform
118
Figure 11.4 Watch Dog Timer Block Diagram
119
Table 11-3 Watch Dog Timer Register Map
119
Watch Timer
121
Figure 11.5 Watch Timer Block Diagram
121
Table 11-4 Watch Timer Register Map
122
Timer 0/1/2/3
124
Table 11-5 Timer 0/1/2 Operating Modes
124
Figure 11.6 8-Bit Timer/Counter Mode for Timer 0/1/2/3 (Where N = 0, 1, 2, and 3)
125
Figure 11.7 8-Bit Timer/Counter 0/1/2/3 Example (Where N = 0, 1, 2, and 3)
125
Figure 11.8 8-Bit PWM Mode for Timer 0/1/2/3 (Where N = 0, 1, 2, and 3)
126
Figure 11.9 PWM Output Waveforms in PWM Mode for Timer 0/1/2 (Where N = 0, 1, 2, and 3)
127
Figure 11.10 8-Bit Capture Mode for Timer 0/1/2/3 (Where N = 0, 1, 2, and 3)
128
Figure 11.11 Input Capture Mode Operation for Timer 0/1/2/3 (Where N = 0, 1, 2, and 3)
129
Figure 11.12 Express Timer Overflow in Capture Mode (Where N = 0, 1, 2, and 3)
129
Figure 11.13 8-Bit Timer 0/1/2/3 Block Diagram (Where N = 0, 1, 2, and 3)
130
Table 11-6 Timer 0/1/2/3 Register Map
131
Timer 4/5
135
Table 11-7 Timer 4/5 Operating Modes
135
Figure 11.14 16-Bit Timer/Counter Mode for Timer 4/5 ( Where N= 4 and 5)
136
Figure 11.15 16-Bit Timer/Counter 4/5 Example ( Where N= 4 and 5)
136
Figure 11.16 16-Bit Capture Mode for Timer 4/5 ( Where N= 4 and 5)
137
Figure 11.17 Input Capture Mode Operation for Timer 4/5 ( Where N= 4 and 5)
138
Figure 11.18 Express Timer Overflow in Capture Mode ( Where N= 4 and 5)
138
Figure 11.19 16-Bit PPG Mode for Timer 4/5 ( Where N= 4 and 5)
139
Figure 11.20 16-Bit PPG Mode Timming Chart for Timer 4/5 ( Where N= 4 and 5)
140
Figure 11.21 16-Bit Timer 4/5 Block Diagram ( Where N= 4 and 5)
141
Table 11-8 Timer 2 Register Map
141
Timer 6/7/8/9
145
Table 11-9 Timer 6/7/8/9 Operating Modes
145
Figure 11.22 16-Bit Timer/Counter Mode for Timer 6/7/8/9 ( Where N= 6,7,8, and 9)
146
Figure 11.23 16-Bit Timer/Counter 6/7/8/9 Example ( Where N= 6,7,8,And 9)
146
Figure 11.24 16-Bit Capture Mode for Timer 6/7/8/9 ( Where N= 6,7,8, and 9)
147
Figure 11.25 Input Capture Mode Operation for Timer 6/7/8/9 ( Where N= 6,7,8, and 9)
148
Figure 11.26 Express Timer Overflow in Capture Mode ( Where N= 6,7,8, and 9)
148
Figure 11.27 16-Bit PPG Mode for Timer 6/7/8/9 ( Where N= 6,7,8, and 9)
149
Figure 11.28 16-Bit PPG Mode Timming Chart for Timer 6/7/8/9 ( Where N= 6,7,8, and 9)
150
Figure 11.29 16-Bit Timer 6/7/8/9 Block Diagram ( Where N= 6,7,8, and 9)
151
Table 11-10 Timer 2 Register Map
151
Buzzer Driver
156
Figure 11.30 Buzzer Driver Block Diagram
156
Table 11-11 Buzzer Frequency at Fbuz= 2 Mhz
156
Table 11-12 Buzzer Driver Register Map
157
Spi 2/3
159
Figure 11.31 SPI 2/3 Block Diagram (Where N = 2 and 3)
159
Figure 11.32 SPI 2/3 Transmit/Receive Timing Diagram at CPHA = 0 (Where N = 2 and 3)
161
Figure 11.33 SPI 2/3 Transmit/Receive Timing Diagram at CPHA = 1 (Where N = 2 and 3)
161
Table 11-13 SPI 2/3 Register Map
162
Uart2/3/4
165
Figure 11.34 UART Block Diagram(Where N = 2,3, and 4)
166
Figure 11.35 Clock Generation Block Diagram (Where N = 2,3, and 4)
167
Table 11-14 Equations for Calculating Baud Rate Register Setting
167
Figure 11.36 Frame Format
168
Figure 11.37 Start Bit Sampling (Where N = 2,3, and 4)
172
Figure 11.38 Sampling of Data and Parity Bit (Where N = 2,3, and 4)
172
Figure 11.39 Stop Bit Sampling and Next Start Bit Sampling (Where N = 2,3, and 4)
173
Table 11-15 UART Register Map (Where N = 2,3, and 4)
173
Table 11-16 Examples of Uartnbd Settings for Commonly Used Oscillator Frequencies
178
Usi0/1 (Uart + Spi + I2C)
179
Figure 11.40 USI0/1 UART Block Diagram (Where N = 0 and 1)
181
Figure 11.41 Clock Generation Block Diagram (Usin, Where N = 0 and 1)
182
Table 11-17 Equations for Calculating USI0/1 Baud Rate Register Setting
182
Figure 11.42 Synchronous Mode Sckn Timing (Usin , Where N = 0 and 1)
183
Figure 11.43 Frame Format (USI0/1)
184
Figure 11.44 Asynchronous Start Bit Sampling (Usin, Where N = 0 and 1)
188
Figure 11.45 Asynchronous Sampling of Data and Parity Bit (Usin, Where N = 0 and 1)
188
Figure 11.46 Stop Bit Sampling and Next Start Bit Sampling (Usin, Where N = 0 and 1)
189
Table 11-18 Cpoln Functionality (Where N = 0 and 1)
190
Figure 11.47 USI0/1 SPI Clock Formats When Cphan=0 (Where N = 0 and 1)
191
Figure 11.48 USI0/1 SPI Clock Formats When Cphan=1 (Where N = 0 and 1)
192
Figure 11.49 USI0/1 SPI Block Diagram (Where N = 0 and 1)
193
Figure 11.50 Bit Transfer on the I2C-Bus (Usin, Where N = 0 and 1)
194
Figure 11.51 START and STOP Condition (Usin, Where N = 0 and 1)
195
Figure 11.52 Data Transfer on the I2C-Bus (Usin, Where N = 0 and 1)
195
Figure 11.53 Acknowledge on the I2C-Bus (Usin, Where N = 0 and 1)
196
Figure 11.54 Clock Synchronization During Arbitration Procedure (Usin, Where N = 0 and 1)
197
Figure 11.55 Arbitration Procedure of Two Masters (Usin, Where N = 0 and 1)
197
Figure 11.56 Formats and States in the Master Transmitter Mode (Usin, Where N = 0 and 1)
199
Figure 11.57 Formats and States in the Master Receiver Mode (Usin, Where N = 0 and 1)
201
Figure 11.58 Formats and States in the Slave Transmitter Mode (Usin, Where N = 0 and 1)
203
Figure 11.59 Formats and States in the Slave Receiver Mode (Usin, Where N = 0 and 1)
205
Figure 11.60 USI0/1 I2C Block Diagram (Where N = 0 and 1)
206
Table 11-19 USI0/1 Register Map (Where N = 0 and 1)
207
Baud Rate Setting (Example)
216
Table 11-20 Examples of USI0BD and USI1BD Settings for Commonly Used Oscillator Frequencies
216
12-Bit A/D Converter
217
Figure 11.61 12-Bit ADC Block Diagram
218
Figure 11.62 A/D Analog Input Pin with Capacitor
218
Figure 11.63 A/D Power (AVREF) Pin with Capacitor
218
Figure 11.64 ADC Operation for Align Bit
219
Figure 11.65 A/D Converter Operation Flow
220
Table 11-21 ADC Register Map
220
12 Power down Operation
224
Overview
224
Peripheral Operation in IDLE/STOP Mode
224
Table 12-1 Peripheral Operation During Power down Mode
224
IDLE Mode
225
Figure 12.1 IDLE Mode Release Timing by External Interrupt
225
STOP Mode
226
Figure 12.2 STOP Mode Release Timing by External Interrupt
226
Release Operation of STOP Mode
227
Figure 12.3 STOP Mode Release Flow
227
Table 12-2 Power down Operation Register Map
228
13 Reset
229
Overview
229
Reset Source
229
RESET Block Diagram
229
Figure 13.1 RESET Block Diagram
229
Table 13-1 Reset State
229
RESET Noise Canceller
230
Power on RESET
230
Figure 13.2 Reset Noise Canceller Timer Diagram
230
Figure 13.3 Fast VDD Rising Time
230
Figure 13.4 Internal RESET Release Timing on Power-Up
230
Figure 13.5 Configuration Timing When Power-On
231
Figure 13.6 Boot Process Waveform
231
Table 13-2 Boot Process Description
232
External RESETB Input
233
Figure 13.7 Timing Diagram after RESET
233
Figure 13.8 Oscillator Generating Waveform Example
233
Brown out Detector Processor
234
Figure 13.9 Block Diagram of BOD
234
Figure 13.10 Internal Reset at the Power Fail Situation
234
LVI Block Diagram
235
Figure 13.11 Configuration Timing When BOD RESET
235
Figure 13.12 LVI Diagram
235
Table 13-3 Reset Operation Register Map
236
14 On-Chip Debug System
239
Overview
239
Figure 14.1 Block Diagram of On-Chip Debug System
239
Two-Pin External Interface
240
Figure 14.2 10-Bit Transmission Packet
240
Figure 14.3 Data Transfer on the Twin Bus
241
Figure 14.4 Bit Transfer on the Serial Bus
241
Figure 14.5 Start and Stop Condition
242
Figure 14.6 Acknowledge on the Serial Bus
242
Figure 14.7 Clock Synchronization During Wait Procedure
243
Figure 14.8 Connection of Transmission
244
15 Flash Memory
245
Overview
245
Figure 15.1 Flash Program ROM Structure
246
Table 15-1 Flash Memory Register Map
247
16 Configure Option
256
Configure Option Control
256
17 Appendix
257
Advertisement
Advertisement
Related Products
Abov MC97F60128
Abov MC97F68128
Abov MC97F66128
Abov MC97F68128L14
Abov MC97F67128LB14
Abov MC97F66128LB14
Abov MC97F6108A
abov MC95FG208H
Abov MC96F6332A
abov MC96FR116CR
Abov Categories
Microcontrollers
Computer Hardware
Motherboard
Smoke Alarm
Control Unit
More Abov Manuals
Login
Sign In
OR
Sign in with Facebook
Sign in with Google
Upload manual
Upload from disk
Upload from URL