Intel ® Ich6M Low Pin Count (Lpc) Interface; Intel ® Ich6M Pci Interface; Figure 2-12: Onboard Usb Implementation; Table 2-2: Supported Hdd Specifications - IEI Technology WSB-9152 User Manual

WSB-9152 PICMG 1.0 SBC
Specification
IDE devices
PIO Mode
PIO Max Transfer Rate
DMA/UDMA designation
DMA/UDMA Max Transfer
Controller Interface

Table 2-2: Supported HDD Specifications

®
2.6.3 Intel ICH6M Low Pin Count (LPC) Interface
The ICH6M LPC interface complies with the LPC 1.1 specifications. The LPC bus from the
ICH6M is connected to the following components:
BIOS chipset
Super I/O chipset
®
2.6.4 Intel ICH6M PCI Interface
The PCI interface on the ICH6M is compliant with the PCI Revision 2.3 implementation.

Figure 2-12: Onboard USB Implementation

Some of the features of the PCI interface are listed below.
Ultra ATA/100 Ultra ATA/66
2 2
0 – 4 0 – 4
16.6 MB/s 16.6 MB/s
UDMA 5 UDMA 4
100 MB/s 66 MB/s
5 V 5 V
Ultra ATA/33
2
0 – 4
16.6 MB/s
UDMA 2
33 MB/s
5 V
Page 21