Table of Contents
Advertisement
Universe (VMEbus to PCI) Chip
Offset
11C
120
124
4
128
12C
130
134
138
13C
140
144
148
14C - 16C
170
174
178
17C
180
184
188
18C
190
194 - 1FC
200
204
208
20C
210
214
4-10
Table 4-1. Universe Register Map (Continued)
PCI Slave Image 1 Bound Address Register
PCI Slave Image 1 Translation Offset
PCI Slave Image 2 Control
PCI Slave Image 2 Base Address Register
PCI Slave Image 2 Bound Address Register
PCI Slave Image 2 Translation Offset
PCI Slave Image 3 Control
PCI Slave Image 3 Base Address Register
PCI Slave Image 3 Bound Address Register
PCI Slave Image 3 Translation Offset
Special Cycle Control Register
Special Cycle PCI bus Address Register
Special Cycle Swap/Compare Enable Register
Special Cycle Compare Data Register
Special Cycle Swap Data Register
PCI Miscellaneous Register
Special PCI Slave Image
PCI Command Error Log Register
PCI Address Error Log
DMA Transfer Control Register
DMA Transfer Byte Count Register
DMA PCI bus Address Register
DMA VMEbus Address Register
Register
Universe Reserved
Universe Reserved
Universe Reserved
Universe Reserved
Universe Reserved
Universe Reserved
Computer Group Literature Center Web Site
Name
LSI1_BD
LSI1_TO
LSI2_CTL
LSI2_BS
LSI2_BD
LSI2_TO
LSI3_CTL
LSI3_BS
LSI3_BD
LSI3_TO
SCYC_CTL
SCYC_ADDR
SCYC_EN
SCYC_CMP
SCYC_SWP
LMISC
SLSI
L_CMDERR
LAERR
DCTL
DTBC
DLA
DVA
Advertisement
Table of Contents
