Ip Facts - Xilinx HDMI 1.4 Product Manual

Logicore ip hdmi 1.4/2.0 transmitter subsystem
Table of Contents

Advertisement

Introduction
The HDMI 1.4/2.0 Transmitter Subsystem is a
hierarchical IP that bundles a collection of
HDMI® TX IP sub-cores and outputs them as a
single IP. It is an out-of-the-box ready-to-use
HDMI 1.4/2.0 Transmitter Subsystem and
avoids the need to manually assemble
sub-cores to create a working HDMI TX system.
Features
HDMI 2.0 and 1.4b compatible
2 or 4 symbol/pixel per clock input
Supports resolutions up to 4,096 x 2,160 @
60 fps
8, 10, 12, and 16-bit Deep-color support
Support color space for RGB, YUV 4:4:4,
YUV 4:2:2, YUV 4:2:0
Support AXI4-Stream Video input stream
and Native Video input stream
Audio support for up to 8 channels
High bit rate (HBR)
Info frames
Data Display Channel (DDC)
Hot-Plug Detection
3D video support
Optional High Bandwidth Digital Copy
Protection (HDCP) 1.4 support
Optional HDCP 2.2 support
Optional Video over AXIS compliant NTSC/
PAL Support
Optional Video over AXIS compliant
YUV420 Support
Optional HPD Active polarity
HDMI 1.4/2.0 TX Subsystem
PG235 October 4, 2017
LogiCORE™ IP Facts Table
Supported
(1)
Device Family
Supported User
Interfaces
Resources
Provided with Subsystem
Design Files
Example Design
Test Bench
Constraints File
Simulation
Model
Supported
(2)
S/W Driver
Design Entry
Simulation
Synthesis
Provided by Xilinx at the
Notes:
1. For a complete list of supported devices, see the Vivado IP
catalog.
2. Standalone driver details can be found in the SDK directory
(<install_directory>/SDK/<release>/data/embeddedsw/doc/
xilinx_drivers.htm). Linux OS and driver support information
is available from the
Xilinx Wiki
page.
3. For the supported versions of the tools, see the
Xilinx Design Tools: Release Notes
www.xilinx.com

IP Facts

Subsystem Specifics
UltraScale+™ Families (GTHE4)
UltraScale™ Architecture (GTHE3)
Zynq®-7000 All Programmable SoC
7 Series (GTXE2, GTHE2)
Artix®-7 (GTPE2)
AXI4-Lite, AXI4-Stream
Performance and Resource Utilization web page
Vivado IP Integrator
(3)
Tested Design Flows
Vivado® Design Suite
For supported simulators, see the
Xilinx Design Tools: Release Notes
Vivado Synthesis
Support
Xilinx Support web page
Guide.
Send Feedback
Product Specification
RTL
Not Provided
XDC
Not Provided
Standalone
Guide.
4

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the HDMI 1.4 and is the answer not in the manual?

This manual is also suitable for:

Hdmi 2.0

Table of Contents