Siemens siprotec 7SD5 User Manual page 510

Line differential protection with distance protection
Hide thumbs Also See for siprotec 7SD5:
Table of Contents

Advertisement

3 Mounting and Commissioning
In this case however, they are additionally delayed by the echo delay time of the
device at the opposite line end (0.04 s presetting, address 2502 Trip/Echo DELAY).
If the response of the echo delay is opposite to the sequence described here, the op-
erating mode of the corresponding binary input (H–active/L–active) at the opposite line
end must be rectified.
The circuit breaker must be opened again.
This test must be performed at both line ends, on a three terminal line at each line end
for each transmission path. Finally, please observe the last margin heading „Important
for All Schemes"!
Requirements: Teleprot. Dist. is configured in address 121 to one of the com-
Checking in
parison schemes using blocking signal, i.e. BLOCKING. Furthermore, under address
Blocking Scheme
2101 FCT Telep. Dis. ON is switched. Naturally, the corresponding send and
receive signals must also be assigned to the corresponding binary output and input.
For more details about the function of the blocking scheme refer to Section 2.7. In the
case of the blocking scheme, communication between the line ends is necessary.
On the transmitting end, a fault in the reverse direction is simulated, while at the re-
ceiving end a fault in Z1B but beyond Z1 is simulated. This can be achieved with a set
of secondary injection test equipment at each end of the line. As long as the transmit-
ting end is transmitting, the receiving end may not generate a trip signal, unless this
results from a higher distance stage. After the simulated fault at the transmitting line
end has been cleared, the receiving line end remains blocked for the duration of the
transmit prolongation time of the transmitting line end (Send Prolong., address
2103). If applicable, the transient blocking time of the receiving line end (TrBlk
BlockTime, address 2110) appears additionally if a finite delay time TrBlk Wait
Time (address 2109) has been set and exceeded.
In case of a phase-segregated transmission the above-mentioned checks are carried
out for each phase. The correct phase allocation is also to be checked.
This test must be performed at both line ends, on a three terminal line at each line end
for each transmission path. However, please finally observe the last margin heading
„Important for all procedures"!
Requirements: Teleprot. Dist. is configured in address 121 to a permissive un-
Checking with Per-
derreach transfer trip scheme, i.e. PUTT (Z1B) or PUTT (Pickup). Furthermore, in
missive Under-
address 2101 FCT Telep. Dis. ON is switched. Naturally, the corresponding send
reach Transfer Trip
and receive signals must also be assigned to the corresponding binary output and
input.
Detailed information on the function of permissive underreach transfer is available in
Section 2.7. Communication between the line ends is necessary.
On the transmitting end, a fault in zone Z1 must be simulated. This may be done with
secondary injection test equipment.
Subsequently, on the receiving end, at PUTT (Z1B) a fault inside Z1B, but outside Z1
is simulated, at PUTT (Pickup) any fault is simulated. Tripping takes place immedi-
ately, (or in T1B), without signal transmission only in a higher distance stage. In case
of direct transfer trip an immediate trip is always executed at the receiving end.
In case of a phase-segregated transmission the above-mentioned checks are carried
out for each phase. The correct phase allocation is also to be checked.
510
7SD5 Manual
C53000-G1176-C169-1

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents