Block Diagram Of The Control-Head Board - Tait TM9100 Service Manual

Figure 3.11

Block diagram of the control-head board

Contact made
when key
pressed
On/Off
On/Off Key
Keypad
Volume
Potentio-
meter
LCD Loom LCD
LCD
Connector
Function
Light Pipes
LED
Key and
Lenses
Status LEDs
Keypad
Backlighting
LEDs
Contact made
Function/ when key
pressed
Scroll/ Main
Selection
Keypad
Keys
FPGA JTAG Signals:
Control-
FPGA JTAG TCK
Head
Options
FPGA JTAG TMS
Connector
FPGA JTAG TDO
JTAG FPGA TDI
Signal Types:
analog
clock
digital
Microphone
Connector
asynchronous
serial data
synchronous
serial data
Concealed
Microphone
Microphone
Leads
Soldering
Pads
Speaker Leads
Speaker
Connector
Speaker
TM9100 Service Manual
© Tait Electronics Limited August 2005
CH ON OFF
+13V8
POWER ON/OFF SENSE
+1V5
+3V3
VOL WIP DC
AGND
Analog/
Digital
+3V3
Converter
TEMP SENSOR
DISPLAY CONTROL
BACKLIGHT BACKLIGHT
Power
HEATER
HEATER Switches
AGND
ENABLE
BRIGHT
BRIGHT
Constant-
Current
Drivers
BRIGHT
BRIGHT
ROW
COL
+3V3 +13V8
ASYNC UART
DEBUG
JTAG
DGND
AGND
+13.8 V
MIC RXD
MIC TXD
Protection
MIC GPIO1
Circuitry
MIC PTT
MIC RX AUD
CONTROL
MIC AUD IN
AGND
Microphone
Pre-amplifier
and Audio
Switching
MIC+
MIC–
SPK+
SPK–
+3V3
+1V5
+3V3
Power
Supply
WATCHDOG TRIGGER
RESET
BIRDIE
System
Clock
FPGA CLOCK
SRAM
FPGA
Flash
Memory
Boot
Flash
Control-Head Board
Circuit Descriptions
CH ON OFF
+13V8
RESET
Control-
Head
Connector
DGND
AGND
CH SPI DO
+3V3 SENSE
CH RXD
CH TXD
CH GPIO1
CH PTT
CH RX AUD
CH MIC AUD
SPK+
SPK–
91