Figure 3-9. Machine-Check Type Register (Mctr) - AMD K5 Technical Reference Manual

AMD-K5 Processor Technical Reference Manual
3.2.2 Machine-Check Type Register (MCTR)
63
Reserved
Locked Cycle
Memory or I/O Cycle
Data or Code Cycle
Write or Read Cycle
Valid Machine-Check Data

Figure 3-9. Machine-Check Type Register (MCTR)

3-26
The processor latches the cycle definition and other informa-
tion about the current bus cycle in its 64-bit Machine-Check
Type Register (MCTR) at the same times that the Machine-
Check Address Register (MCAR) latches the cycle address:
when a bus-cycle error occurs. These errors are indicated
either by (a) system logic asserting BUSCHK, or (b) the proces-
sor asserting PCHK while system logic asserts PEN.
The MCTR can be read with the RDMSR instruction when the
ECX register contains the value 01h. Figure 3-9 and Table 3-7
show the formats of the MCTR register. The contents of the
register can be read with the RDMSR instruction. The proces-
sor clears the CHK bit (bit 0) in MCTR when the register is
read with the RDMSR instruction.
If system software has set the MCE bit in CR4 before the bus-
cycle error, the processor also generates a machine-check
exception as described in Section 3.1.1 on page 3-4.
LOCK 4
M/IO 3
D/C 2
W/R 1
CHK 0
18524C/0—Nov1996
5 4 3 2
L M
D
O /
/
C I
C
K O
Software Environment and Extensions
1 0
W C
/ H
R K