Chapter 16: Detailed Example Design (Edk Format); Directory And File Contents; Project Directory; Project Directory>/<Component Name - Xilinx LogiCORE IP Ethernet AVB Endpoint v2.4 User Manual

Table of Contents

Advertisement

Chapter 16: Detailed Example Design (EDK format)

Directory and File Contents

The core directories and their associated files are defined in the following tables.
<project directory>
The project directory contains all the CORE Generator software project files.
Table 16-1: Project Directory
<project directory>/<component name>
The <component name> directory contains the release notes file provided with the core,
which may include last-minute changes and updates.
Table 16-2: Component Name Directory
160
Name
<component_name>.ngc
<component_name>.xco
<component_name>_flist.txt
Back to Top
Name
eth_avb_endpoint_readme.txt
Back to Top
www.xilinx.com
<project_dir>
Top-level netlist. This is instantiated by
the Verilog or VHDL example design.
Log file that records the settings used to
generate a core. An XCO file is
generated by the CORE Generator
software for each core that it creates in
the current project directory. An XCO
file can also be used as an input to the
CORE Generator software.
List of files delivered with the core.
<project_dir>/<component_name>
Core release notes file.
Description
Description
Ethernet AVB Endpoint User Guide
UG492 September 21, 2010

Advertisement

Table of Contents
loading

Table of Contents