Rx Av Traffic I/F; Error Free Av Traffic Reception - Xilinx LogiCORE IP Ethernet AVB Endpoint v2.4 User Manual

Table of Contents

Advertisement

Rx AV Traffic I/F

The signals forming the Rx AV Traffic I/F are defined in
synchronous to the Tri-Mode Ethernet MAC receiver clock, rx_clk, which must always
be qualified by the corresponding clock enable, rx_clk_en (see
This interface is intentionally identical to the legacy receiver interface (there is a one-to-one
correspondence between signal names when the legacy_ prefix is exchanged for the
av_ prefix).

Error Free AV Traffic Reception

X-Ref Target - Figure 7-7
Figure 7-7
prepared to accept data at any time; there is no buffering within the core to allow for
latency in the receive client. After frame reception begins, data is transferred on
consecutive clock enabled cycles to the AV receive client until the frame is complete. The
core asserts the av_rx_frame_good to indicate that the frame was intended for the AV
traffic client, and was successfully received without error.
Ethernet AVB Endpoint User Guide
UG492 September 21, 2010
rx_clk
rx_clk_enable
av_rx_data[7:0]
av_rx_data_valid
av_rx_frame_good
av_rx_frame_bad
Figure 7-7: Normal Frame Reception across the AV Traffic Interface
illustrates the timing of a normal inbound frame transfer. The AV client must be
www.xilinx.com
Table
DA
SA
L/T
Rx AV Traffic I/F
5-5. all signals are
Table
5-1).
DATA
73

Advertisement

Table of Contents
loading

Table of Contents