Xilinx LogiCORE IP Ethernet AVB Endpoint v2.4 User Manual page 158

Table of Contents

Advertisement

Chapter 15: Detailed Example Design (Standard Format)
Viewing the Simulation Wave Form
The
from within the DUT and adds them to the simulator wave window. These are organized
into grouped interfaces, which are identified using section headings in the wave window.
Figure 15-3
circled numbers represent the order in which they are displayed (the wave window section
headings are also numbered to match
added as desired.
The signals added to the
Simulation. To summarize, the PLB interface is not viewed, due to
synthesis/implementation optimization that occurs on these signals, the result of which
merges signals and changes names.
X-Ref Target - Figure 15-3C
158
Simulation Scripts
for the selected simulator automatically selects signals of interest
illustrates the grouped interfaces selected for the
Timing Simulation
Demonstration Test Bench
Example Design Top Level
Clock
and
Reset
Generation
Statistic
Gathering
Figure 15-3: Simulator Wave Window Contents
www.xilinx.com
Figure
15-3). Further signals of interest may be
are a subset of the ones used in the
1
2
AV Traffic
Tx Frame
Stimulus
Tx Frame
Ethernet
Stimulus
Legacy
Traffic
Endpoint
6
Legacy
Traffic
Rx Frame
Checker
Rx Frame
Checker
AV T raffic
Interrupts
5
7
Module
Ethernet AVB Endpoint User Guide
Functional
Simulation. The
Functional
3
Loopback
Module
AVB
Core
PLB
4
PLB
8
UG492 September 21, 2010

Advertisement

Table of Contents
loading

Table of Contents