Xilinx SP601 User Manual page 49

VITA 57.1 FMC Connections
Table C-1
Table C-1: VITA 57.1 FMC LPC Connections
J1 FMC
Schematic Netname
LPC Pin
C10 FMC_LA06_P
C11 FMC_LA06_N
C14 FMC_LA10_P
C15 FMC_LA10_N
C18 FMC_LA14_P
C19 FMC_LA14_N
C22 FMC_LA18_CC_P
C23 FMC_LA18_CC_N
C26 FMC_LA27_P
C27 FMC_LA27_N
C30 IIC_SCL_MAIN
C31 IIC_SDA_MAIN
G2 FMC_CLK1_M2C_P
G3 FMC_CLK1_M2C_N
G6 FMC_LA00_CC_P
G7 FMC_LA00_CC_N
G9 FMC_LA03_P
G10 FMC_LA03_N
G12 FMC_LA08_P
SP601 Hardware User Guide
UG518 (v1.1) August 19, 2009
shows the VITA 57.1 FMC LPC connections.
U1 FPGA J1 FMC
Pin LPC Pin
D12 D1
C12 D8
D8 D9
C8 D11
B2 D12
A2 D14
R10 D15
T10 D17
R11 D18
T11 D20
P11 D21
N10 D23
D24
D26
D27
T9 H2
V9 H4
D9 H5
C9 H7
C13 H8
A13 H10
F11 H11
www.xilinx.com
Appendix C
Schematic Netname
FMC_PWR_GOOD_FLASH_RST_B
FMC_LA01_CC_P
FMC_LA01_CC_N
FMC_LA05_P
FMC_LA05_N
FMC_LA09_P
FMC_LA09_N
FMC_LA13_P
FMC_LA13_N
FMC_LA17_CC_P
FMC_LA17_CC_N
FMC_LA23_P
FMC_LA23_N
FMC_LA26_P
FMC_LA26_N
FMC_PRSNT_M2C_L
FMC_CLK0_M2C_P
FMC_CLK0_M2C_N
FMC_LA02_P
FMC_LA02_N
FMC_LA04_P
FMC_LA04_N
U1 FPGA
Pin
B3
D11
C11
B14
A14
G11
F10
B11
A11
R8
T8
N5
P6
U7
V7
U13
C10
A10
C15
A15
B16
A16
49