Fpga I/O Banks 0 And 1, Oscillators - Xilinx MIcroBlaze Development Spartan-3E 1600E Kit User Manual

Appendix A: Schematics

FPGA I/O Banks 0 and 1, Oscillators

IC10B0 represents the connections to I/O Bank 0 on the FPGA. The VCCO input to Bank 0
is 3.3V by default, but can be set to 2.5V using jumper JP9.
IC10B1 represents the connections to I/O Bank 1 on the FPGA.
IC17 is the 50 MHz clock oscillator.
IC16 is an 8-pin DIP socket to insert an alternate clock oscillator with a different frequency.
144
www.xilinx.com
Chapter 3, "Clock Sources,"
MicroBlaze Development Kit Spartan-3E 1600 Edition User Guide
for additional information.
UG257 (v1.1) December 5, 2007
R