Matrox Helios Series Installation And Hardware Reference page 105

• Maximum clock frequency of up to 85 MHz, depending on the configuration.
Clock frequency is dependent on the length of the cable used. See table below,
Maximum clock frequency (MHz)
20
40
66
85
• Supports frame and line-scan video sources.
• Four 256 entry 8-bit LUTs and four 4096 entry 8-bit or 16-bit LUTs. (14 and
16-bit data by-pass the LUTs).
• 128 MB/256 MB/512 MB/1 GB of 167 MHz DDR SDRAM main memory.
Over 5.0 Gbytes/sec of memory bandwidth.
• Six TTL configurable auxiliary I/Os (trigger, field polarity, timer clock, or user
input, or exposure or user output). See Matrox Helios hardware reference for
supported configurations.
• Four LVDS configurable auxiliary inputs (trigger, field polarity, timer clock,
synchronization, or user input). See Matrox Helios hardware reference for supported
configurations.
• Four LVDS configurable auxiliary outputs (exposure or user output). See Matrox
Helios hardware reference for supported configurations.
• Two LVDS serial ports (dual-Base version), one LVDS serial port (single-Full
version).
• Two separate LVDS pixel clock, HSYNC and VSYNC outputs.
• Four opto-isolated configurable auxiliary inputs.
• Internal video generator for diagnostics.
1. Depending on version and revision of the board.
Board summary
Maximum cable length (m)
20
10
8
5
1
105