Snda Interrupt Flag Register - Epson S1C17W22 Technical Manual

Cmos 16-bit single chip microcontroller
Table of Contents

Advertisement

16 SOUND GENERATOR (SNDA)
Bit 15
MDTI
This bit specifies a tie (continuous play with the previous note) in melody mode.
1 (R/W): Enable tie
0 (R/W): Disable tie
This bit is ignored in normal buzzer mode/one-shot buzzer mode. A tie at the first note data of the mu-
sic is ineffective.
Bit 14
MDRS
This bit selects the output type in melody mode from a note or a rest .
1 (R/W): Rest
0 (R/W): Note
When a rest is selected, the BZOUT pin goes low and the #BZOUT pin goes high during the output
duration. This bit is ignored in normal buzzer mode/one-shot buzzer mode.
Bits 13–8 SLEN[5:0]
These bits select a duration (when melody mode is selected) or a buzzer signal duty ratio (when nor-
mal buzzer mode/one-shot buzzer mode is selected).
Bits 7–0
SFRQ[7:0]
These bits select a scale (when melody mode is selected) or a buzzer signal frequency (when normal
buzzer mode/one-shot buzzer mode is selected).
Notes: • In normal buzzer mode/one-shot buzzer mode, only the low-order 6 bits (SNDDAT.SFRQ[5:0]
bits) are effective within the SNDDAT.SFRQ[7:0] bits. Always set the SNDDAT.SFRQ[7:6] bits
to 0x0.
• The SNDDAT register allows 16-bit data writing only. Data writings in 8-bit size will be ig-
nored.

SNDA Interrupt Flag Register

Register name
Bit
SNDINTF
15–9 –
8
7–2 –
1
0
Bits 15–9 Reserved
Bit 8
SBSY
This bit indicates the sound output status. (See Figures 16.4.2.1, 16.4.3.1, and 16.4.4.1.)
1 (R):
Outputting
0 (R):
Idle
Bits 7–2
Reserved
Bit 1
EMIF
Bit 0
EDIF
These bits indicate the SNDA interrupt cause occurrence status.
1 (R):
Cause of interrupt occurred
0 (R):
No cause of interrupt occurred
1 (W):
Clear flag
0 (W):
Ineffective
The following shows the correspondence between the bit and interrupt:
SNDINTF.EMIF bit: Sound buffer empty interrupt
SNDINTF.EDIF bit: Sound output completion interrupt
16-12
Bit name
Initial
0x00
SBSY
0
0x00
EMIF
1
EDIF
0
Seiko Epson Corporation
Reset
R/W
R
H0
R
R
H0
R
Cleared by writing to the SNDDAT
register.
H0
R/W
Cleared by writing 1 or writing to the
SNDDAT register.
S1C17W22/W23 TECHNICAL MANUAL
Remarks
(Rev. 1.3)

Advertisement

Table of Contents
loading

This manual is also suitable for:

S1c17w23

Table of Contents