Espressif Systems ESP32 Technical Reference Manual page 98

Hide thumbs Also See for ESP32:
Table of Contents

Advertisement

7.4 Registers
31
PCNT_CNT_THR_EVENT_Un_INT_CLR Set this bit to clear the
interrupt. (WO)
31
0x0000
PCNT_CNT_PAUSE_Un
PCNT_PLUS_CNT_RST_Un
Espressif Systems
Register 7.8: PCNT_INT_CLR_REG (0x008c)
0x0000000
Register 7.9: PCNT_CTRL_REG (0x00b0)
17
16
15
14
0
0
1
Set this bit to freeze unit n's counter. (R/W)
Set this bit to clear unit n's counter. (R/W)
97
8
7
6
5
0
0
0
PCNT_CNT_THR_EVENT_Un_INT
13
12
11
10
9
8
7
6
5
0
1
0
1
0
1
0
1
0
ESP32 Technical Reference Manual V1.0
7 PULSE_CNT
4
3
2
1
0
0
0
0
0
0
Reset
4
3
2
1
0
1
0
1
0
1
Reset

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the ESP32 and is the answer not in the manual?

Questions and answers

Table of Contents

Save PDF