Xilinx KC705 User Manual page 82

Appendix C: Master UCF Listing
NET PCIE_TX1_N
NET SI5326_OUT_C_P
NET PCIE_RX1_N
NET SI5326_OUT_C_N
NET FMC_LPC_GBTCLK0_M2C_C_N
NET FMC_LPC_GBTCLK0_M2C_C_P
NET PCIE_TX2_P
NET PCIE_RX2_P
NET PCIE_TX2_N
NET PCIE_RX2_N
NET PCIE_TX3_P
NET PCIE_RX3_P
NET PCIE_TX3_N
NET PCIE_RX3_N
NET FMC_LPC_DP0_C2M_P
NET FMC_LPC_DP0_M2C_P
NET FMC_LPC_DP0_C2M_N
NET FMC_LPC_DP0_M2C_N
NET SFP_TX_P
NET SFP_RX_N
NET SFP_TX_N
NET SGMIICLK_Q0_P
NET SFP_RX_P
NET SGMIICLK_Q0_N
NET SMA_MGT_REFCLK_N
NET SMA_MGT_REFCLK_P
NET SGMII_TX_P
NET SGMII_RX_P
NET SGMII_TX_N
NET SGMII_RX_N
NET SMA_MGT_TX_P
NET SMA_MGT_RX_P
NET SMA_MGT_TX_N
NET SMA_MGT_RX_N
NET FMC_HPC_DP3_C2M_P
NET FMC_HPC_DP3_M2C_P
NET FMC_HPC_DP3_C2M_N
NET FMC_HPC_DP3_M2C_N
NET FMC_HPC_DP2_C2M_P
NET FMC_HPC_DP2_M2C_P
NET FMC_HPC_DP2_C2M_N
NET FMC_HPC_GBTCLK0_M2C_C_P
NET FMC_HPC_DP2_M2C_N
NET FMC_HPC_GBTCLK0_M2C_C_N
NET FMC_HPC_GBTCLK1_M2C_C_N
NET FMC_HPC_GBTCLK1_M2C_C_P
NET FMC_HPC_DP1_C2M_P
NET FMC_HPC_DP1_M2C_P
NET FMC_HPC_DP1_C2M_N
NET FMC_HPC_DP1_M2C_N
NET FMC_HPC_DP0_C2M_P
NET FMC_HPC_DP0_M2C_P
NET FMC_HPC_DP0_C2M_N
NET FMC_HPC_DP0_M2C_N
82
LOC = M1
LOC = L8
LOC = P5
LOC = L7
LOC = N7
LOC = N8
LOC = N4
LOC = R4
LOC = N3
LOC = R3
LOC = P2
LOC = T6
LOC = P1
LOC = T5
LOC = F2
LOC = F6
LOC = F1
LOC = F5
LOC = H2
LOC = G4
LOC = H1
LOC = G8
LOC = G3
LOC = G7
LOC = J7
LOC = J8
LOC = J4
LOC = H6
LOC = J3
LOC = H5
LOC = K2
LOC = K6
LOC = K1
LOC = K5
LOC = A4
LOC = A8
LOC = A3
LOC = A7
LOC = B2
LOC = B6
LOC = B1
LOC = C8
LOC = B5
LOC = C7
LOC = E7
LOC = E8
LOC = C4
LOC = D6
LOC = C3
LOC = D5
LOC = D2
LOC = E4
LOC = D1
LOC = E3
www.xilinx.com
; # Bank 116
; # Bank 116
; # Bank 116
; # Bank 116
; # Bank 116
; # Bank 116
; # Bank 116
; # Bank 116
; # Bank 116
; # Bank 116
; # Bank 116
; # Bank 116
; # Bank 116
; # Bank 116
; # Bank 117
; # Bank 117
; # Bank 117
; # Bank 117
; # Bank 117
; # Bank 117
; # Bank 117
; # Bank 117
; # Bank 117
; # Bank 117
; # Bank 117
; # Bank 117
; # Bank 117
; # Bank 117
; # Bank 117
; # Bank 117
; # Bank 117
; # Bank 117
; # Bank 117
; # Bank 117
; # Bank 118
; # Bank 118
; # Bank 118
; # Bank 118
; # Bank 118
; # Bank 118
; # Bank 118
; # Bank 118
; # Bank 118
; # Bank 118
; # Bank 118
; # Bank 118
; # Bank 118
; # Bank 118
; # Bank 118
; # Bank 118
; # Bank 118
; # Bank 118
; # Bank 118
; # Bank 118
- MGTXTXN2_116
- MGTREFCLK0P_116
- MGTXRXN2_116
- MGTREFCLK0N_116
- MGTREFCLK1N_116
- MGTREFCLK1P_116
- MGTXTXP1_116
- MGTXRXP1_116
- MGTXTXN1_116
- MGTXRXN1_116
- MGTXTXP0_116
- MGTXRXP0_116
- MGTXTXN0_116
- MGTXRXN0_116
- MGTXTXP3_117
- MGTXRXP3_117
- MGTXTXN3_117
- MGTXRXN3_117
- MGTXTXP2_117
- MGTXRXP2_117
- MGTXTXN2_117
- MGTREFCLK0P_117
- MGTXRXN2_117
- MGTREFCLK0N_117
- MGTREFCLK1N_117
- MGTREFCLK1P_117
- MGTXTXP1_117
- MGTXRXP1_117
- MGTXTXN1_117
- MGTXRXN1_117
- MGTXTXP0_117
- MGTXRXP0_117
- MGTXTXN0_117
- MGTXRXN0_117
- MGTXTXP3_118
- MGTXRXP3_118
- MGTXTXN3_118
- MGTXRXN3_118
- MGTXTXP2_118
- MGTXRXP2_118
- MGTXTXN2_118
- MGTREFCLK0P_118
- MGTXRXN2_118
- MGTREFCLK0N_118
- MGTREFCLK1N_118
- MGTREFCLK1P_118
- MGTXTXP1_118
- MGTXRXP1_118
- MGTXTXN1_118
- MGTXRXN1_118
- MGTXTXP0_118
- MGTXRXP0_118
- MGTXTXN0_118
- MGTXRXN0_118
KC705 Evaluation Board
UG810 (v1.3) May 10, 2013