Xilinx KC705 User Manual page 6

Chapter 1: KC705 Evaluation Board Features
•
•
•
•
•
•
•
•
•
•
•
•
•
•
6
• Ethernet PHY SGMII interface (RJ-45 connector)
PCI Express endpoint connectivity
• Gen1 8-lane (x8)
• Gen2 8-lane (x8)
SFP+ Connector
10/100/1000 tri-speed Ethernet PHY
USB-to-UART bridge
HDMI codec
2
I C bus
2
• I C MUX
2
• I C EEPROM (1 KB)
2
• USER I C programmable LVDS oscillator
• DDR3 SODIMM socket
• HDMI codec
• FMC HPC connector
• FMC LPC connector
• SFP+ connector
2
• I C programmable jitter-attenuating precision clock multiplier
Status LEDs
• Ethernet status
• Power good
• FPGA INIT
• FPGA DONE
User I/O
• USER LEDs (eight GPIO)
• User pushbuttons (five directional)
• CPU reset pushbutton
• User DIP switch (4-pole GPIO)
• User edge drive rotary encoder switch
• User SMA GPIO connectors (one pair)
• LCD character display (16 characters x 2 lines)
Switches
• Power on/off slide switch
• FPGA_PROG_B pushbutton switch
VITA 57.1 FMC HPC Connector
VITA 57.1 FMC LPC Connector
Power management
• PMBus voltage and current monitoring via TI power controller
XADC header
Configuration options
www.xilinx.com KC705 Evaluation Board
UG810 (v1.3) May 10, 2013