RM0367
Bits 5:4 STAT_TX [1:0]: Status bits, for transmission transfers
Bits 3:0 EA[3:0]: Endpoint address
STAT_RX[1:0]
00
01
10
11
EP_TYPE[1:0]
00
01
10
11
00
01
10
11
These bits contain the information about the endpoint status, listed in
can be toggled by the software to initialize their value. When the application software writes
'0, the value remains unchanged, while writing '1 makes the bit value toggle. Hardware sets
the STAT_TX bits to NAK, when a correct transfer has occurred (CTR_TX=1) corresponding
to a IN or SETUP (control only) transaction addressed to this endpoint. It then waits for the
software to prepare the next set of data to be transmitted.
Double-buffered bulk endpoints implement a special transaction flow control, which controls
the status based on buffer availability condition (Refer to
endpoints).
If the endpoint is defined as Isochronous, its status can only be "VALID" or "DISABLED".
Therefore, the hardware cannot change the status of the endpoint after a successful
transaction. If the software sets the STAT_TX bits to 'STALL' or 'NAK' for an Isochronous
endpoint, the USB peripheral behavior is not defined. These bits are read/write but they can
be only toggled by writing '1.
Software must write in this field the 4-bit address used to identify the transactions directed to
this endpoint. A value must be written before enabling the corresponding endpoint.
Table 166. Reception status encoding
DISABLED: all reception requests addressed to this endpoint are ignored.
STALL: the endpoint is stalled and all reception requests result in a STALL
handshake.
NAK: the endpoint is naked and all reception requests result in a NAK handshake.
VALID: this endpoint is enabled for reception.
Table 167. Endpoint type encoding
BULK
CONTROL
ISO
INTERRUPT
Table 168. Endpoint kind meaning
EP_TYPE[1:0]
BULK
CONTROL
ISO
INTERRUPT
Universal serial bus full-speed device interface (USB)
Meaning
Meaning
DBL_BUF
STATUS_OUT
Not used
Not used
RM0367 Rev 7
Table
Section 32.5.3: Double-buffered
EP_KIND meaning
169. These bits
949/1043
955
Need help?
Do you have a question about the STM32L0x3 and is the answer not in the manual?