Xilinx VC709 User Manual page 44

For the virtex-7 fpga
Hide thumbs Also See for VC709:
Table of Contents

Advertisement

Chapter 1: VC709 Evaluation Board Features
X-Ref Target - Figure 1-17
User applications that communicate with devices on one of the downstream I
must first set up a path to the desired bus through the U52 bus switch at I
(0b1110100).
switch U14 is at I²C address 0x75 (0b1110101) and the SFP+ modules all have the same
address 0x50 (0b1010000).
Table 1-17: I
Notes:
1. Use the PCA9548 (U52) at
4.
44
U1
FPGA
Bank 15
(2.5V)
IIC_SDA/SCL_MAIN
SFP_IIC_SDA/SCL
Table 1-17
lists the address for each bus. The secondary (SFP+ access) bus
2
C Bus Addresses
2
I
C Bus
PCA9548
USER_CLK_SDL/SCL
FMC1_HPC_IIC_SDA/SCL
NOT USED
EEPROM_IIC_SDA/SCL
PCA9546 (SFP1–SFP4)
NOT USED
IIC_SDA/SCL_DDR3 J1
IIC_SDA/SCL_DDR3 J3
Si5324_SDA/SCL
2
I
Information about the PCA9546A and PCA9548A is available on the
website.
www.xilinx.com
U52
PCA9548
1 2 C 1-to-8
Bus Switch
CH0 - USER_CLK_SDL/SCL
CH1 - FMC1_HPC_IIC_SDA/SCL
CH2 - Not used
CH3 - EEPROM_IIC_SDA/SCL
CH4 - SFP_IIC_SDA/SCL
CH5 - Not used
CH6 - IIC_SDA/SCL_DDR3
CH7 - SI5324_SDA/SCL
0x74
U14
PCA9546
1 2 C 1-to-4
Bus Switch
CH0 -SFP1_IIC_SDA/SCL
CH1 -SFP2_IIC_SDA/SCL
CH2 -SFP3_IIC_SDA/SCL
CH3 -SFP4_IIC_SDA/SCL
0x75
2
Figure 1-17: I
C Bus Topology
2
I
C Switch
Position
NA
0b1110100
0
0b1011101
1
0bxxxxx00
2
NOT USED
3
0b1010100
4
0b1110101
5
NOT USED
0b1010001, 0b0011001
6
0b1010010, 0b0011010
7
0b1101000
C
address 0x74 (0b01110100) to set up the path to these buses.
UG887_c1_16_090612
2
C buses
2
C address 0x74
2
I
C Address
Texas Instruments
VC709 Evaluation Board
UG887 (v1.2.1) March 11, 2014

Advertisement

Table of Contents
loading

Table of Contents