5 Board Test System
UG-20105 | 2017.12.18
Figure 16.
The FMC Tab
The following sections describe controls in the FMC tab.
Status
Displays the following status information during a loopback test:
•
PLL Lock: Shows the PLL locked or unlocked state.
•
Pattern Sync: Shows the pattern synced or not synced state. The pattern is
considered synced when the start of he data data sequence is detected.
•
Details: Shows the PLL lock, pattern sync status and number of errors per
channel.
®
®
Intel
Cyclone
10 GX FPGA Development Kit User Guide
51