Timing Parameters For Mii Transactions - Samsung S3C2501X User Manual

32-bit risc microprocessor
Table of Contents

Advertisement

ETHERNET CONTROLLER

7.5.5 TIMING PARAMETERS FOR MII TRANSACTIONS

The timing diagrams in this section conform to the guidelines described in the "Draft Supplement to ANSI/IEEE
Std. 802.3, Section 22.3, Signal Characteristics."
TX_CLK
TXD[3:0]
TX_EN
Figure 7-13. Timing Relationship of Transmission Signals at MII
RX_CLK
RXD[3:0]
RX_DV
7-50
Figure 7-14. Timing Relationship of Reception Signals at MII
MDC
MDIO
Figure 7-15. MDIO Sourced by PHY
MDC
MDIO
Figure 7-16. MDIO Sourced by STA
28ns MIN
Output Valid
Ts: 3ns
Input
Valid
Ts: 15ns
Input Valid
Output Valid
4.9ns MIN
Th: 5ns
Th: 13ns
S3C2501X

Advertisement

Table of Contents
loading

Table of Contents