Write Timing Diagram (Muxed Bus) - Samsung S3C2501X User Manual

S3C2501X
HCLKO
tGCSd
nRCS
nSDWE
ALE
DATA
tADDRd
tCOS
tALEd
tALEh tnSDWEd
tDATAd
tMA
Addr
tADDRh
TACC = 0x4 (4 cycles)
TCOH = 0x1 (1 cycle)
MBE = 1 (Enable)
Figure 5-20. Write Timing Diagram (Muxed Bus)
tGCSh
tACC tCOH
tnSDWEh
tDATAh
Data
Data Fetch
TCOS = 0x1 (1 cycle)
TMA = 0x2 (2 cycles)
MEMORY CONTROLLER
5-35