Table of Contents
Advertisement
Bit
Description
0
channel 1: SpaceWire parity, disconnect, ESC or credit error.
For more information refer to register CH1_DSM_STAR: channel SpaceWire status register
1
channel 1: error
For more information over this error flag refer to register CH1_ESR1 and CH1_EXR2
2
channel 1: data from the communication memory are read.
That means: channel1 transmit COMI address generator reach the value of the end address register
CH1_TX_EAR
3
channel1: the received data from channel 1 is transmitted in the communication memory
That means: channel1 receive COMI address generator reach the value of the end address register
CH1_RX_EAR
4
channel 1: the EOP/EEP character was received. For more information refer to register CH1_STAR bit 4
and 5
5
channel 1: reset channel 1 command received (only if protocol mode enabled)
6
channel 1: transmit fifo is empty (set after reset)
7
channel 1: transmit fifo is full
The following interrupts are stored in byte 1 of the ISR:
-
address:
8 bit mode:
16 bit mode:
32 bit mode:
ISR Byte 1
Bit
Description
0
channel 1: receive fifo is not empty
1
channel 1: receive fifo is full
2
channel 2: SpaceWire parity, disconnect, ESC or credit error.
For more information refer to register CH2_DSM_STAR: channel 2 SpaceWire status register
3
channel 2: error
For more information over this error flag refer to register CH2_ESR1 and CH2_EXR2
4
channel 2: data from the communication memory are read.
That means: channel2 transmit COMI address generator reach the value of the end address register
CH2_TX_EAR
5
channel2: the received data from channel 2 is transmitted in the communication memory
That means: channel2 receive COMI address generator reach the value of the end address register
CH2_RX_EAR
6
channel 2: the EOP/EEP character was received. For more information refer to register CH2_STAR bit 4
and 5
7
channel 2: reset channel 2 command received (only if protocol mode enabled)
The following interrupts are stored in byte 2 of the ISR:
SMCS332SpW
User Manual
0x05
0x04
0x04
– All Rights Reserved – Copyright per DIN 34 –
EADS Astrium GmbH, ASE2
Doc No: SMCS_ASTD_UM_100
Issue:
1.4
Updated: 9-Sep-2006
Page:
25 of 131
Advertisement
Table of Contents
