Video Display Vertical Interrupt Register (Vdvint); Video Display Default Display Value Register (Vddefval); Video Display Default Display Value Register (Vddefval) - Raw Data Mode; Video Display Default Display Value Register (Vddefval) Field Descriptions - Texas Instruments TMS320DM648 User Manual

Video port/vcxo interpolated control (vic) port
Hide thumbs Also See for TMS320DM648:
Table of Contents

Advertisement

Video Display Registers
Figure 4-54. Video Display Default Display Value Register (VDDEFVAL)
31
CRDEFVAL
15
Reserved
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Figure 4-55. Video Display Default Display Value Register (VDDEFVAL) - Raw Data Mode
31
15
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 4-29. Video Display Default Display Value Register (VDDEFVAL) Field Descriptions
(1)
Bit
field
symval
31-24
CRDEFVAL
OF(value)
DEFAULT
(2)
31-20
Reserved
-
(2)
19-0
DEFVAL
OF(value)
DEFAULT
23-16
CBDEFVAL
OF(value)
DEFAULT
15-8
Reserved
-
7-0
YDEFVAL
OF(value)
DEFAULT
(1)
For CSL implementation, use the notation VP_VDDEFVAL_field_symval
(2)
Raw data mode only.

4.12.25 Video Display Vertical Interrupt Register (VDVINT)

The video display vertical interrupt register (VDVINT) controls the generation of vertical interrupts in field 1
and field 2.
An interrupt can be generated upon completion of the specified line in a field (when FLCOUNT = VINTn).
This allows the software to synchronize itself to the frame or field. The interrupt can be programmed to
occur in one, both, or no fields using the VIF1 and VIF2 bits.
The video display field bit register (VDVINT) is shown in
144
Video Display Port
R/W-0
R/W-0
Reserved
R/W-0
(1)
Value
BT.656 and Y/C Mode
0-FFh
Specifies the 8 MSBs of the default Cr
display value.
0
0
Not used.
0-FFFFFh Not used.
0
0-FFh
Specifies the 8 MSBs of the default Cb
display value.
0
0
Reserved. The reserved bit location is
always read as 0. A value written to this
field has no effect.
0-FFh
Specifies the 8 MSBs of the default Y
display value.
0
24
23
8
7
DEFVAL
R/W-0
Description
Figure 4-56
and described in
www.ti.com
CBDEFVAL
R/W-0
YDEFVAL
R/W-0
20
19
DEFVAL
R/W-0
Raw Data Mode
Not used.
Reserved. The reserved bit location is
always read as 0. A value written to this
field has no effect.
Specifies the default raw data display
value.
Not used.
Not used.
Not used.
Table
4-30.
SPRUEM1 – May 2007
Submit Documentation Feedback
16
0
16
0

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tms320dm647

Table of Contents