Siemens Ertec 400 Manual page 60

Enhanced real-time ethernet controller
Table of Contents

Advertisement

PME_REG
Description
Power management event PME
Bit No.
Name
31:1
----
0
PME
QVZ_AHB_ADR
Description
Address of incorrect addressing on multilayer AHB
Bit No.
Name
31:0
QVZ_AHB_ADR
QVZ_AHB_CTRL
Description
Control signals of incorrect addressing on multilayer AHB
Bit No.
Name
31:7
----
6:4
HBURST
3:1
HSIZE
0
HWRITE
QVZ_AHB_M
Description
Master identifier of an incorrect addressing on the multilayer AHB
Bit No.
Name
31:3
----
2
QVZ_AHB_IRT
1
QVZ_AHB_LBU/PCI
0
QVZ_AHB_ARM946
QVZ_APB_ADR
Description
Address of incorrect addressing on AHB
Bit No.
Name
31:0
QVZ_APB_ADR
QVZ_EMIF_ADR
Description
Address that leads to timeout on EMIF
Bit No.
Name
31:0
QVZ_EMIF_ADR
Copyright © Siemens AG 2010. All rights reserved.
Technical data subject to change
R/W
Addr.: 0x4000_2624
Description
Reserved
Power management event.
If this bit is set (rising edge), the PCI signal PME_N can be activated.
However, this requires that the PME_ENABLE bit be set in the power
management configuration register of the AHB-PCI bridge (see /3/).
R
Addr.: 0x4000_2628
Description
Address
R
Addr.: 0x4000_262C
Description
Reserved
HBURST
HSIZE
HWRITE
0: HREAD
1: HWRITE
R
Addr.: 0x4000_2630
Description
Reserved
IRT
LBU/PCI
ARM946
R
Addr.: 0x4000_2634
Description
Address
R
Addr.: 0x4000_2638
Description
Address
Page
Default: 0x0000_0000
Default: 0x0000_0000
Default: 0x0000_0000
Default: 0x0000_0000
Default: 0x0000_0000
Default: 0x0000_0000
60
ERTEC 400 Manual
Version 1.2.2

Advertisement

Table of Contents
loading

Table of Contents