Thermal Management - Kontron PCI-946-1 Technical Reference Manual

Time-out
The programmable watchdog has two stages: the first stage has a variable time-out while
the second stage has a fixed one.
The first stage time-out is chosen at runtime from eight preset values (see table below). The
first stage time-out generates an NMI interrupt (if enabled in register n96h, bit 7). An
appropriate NMI handler must be written, otherwise this will be treated as a parity error by
the default BIOS NMI handler; see register n96h description for a suggestion on how to do
this.
The second stage times-out 8.6ms ±10% (depending on the temperature) after the first one
and generates a master reset.
A reset from the programmable watchdog is latched for reset source identification; see
reset history description in Section 4.3.

3.5.6. Thermal Management

The thermal management is built around two digital temperature sensors and a thermal
watchdog. Both devices can be programmed to set their outputs when the temperature of
the processor or the ambient temperature exceeds a programmable high limit, and reset its
output when the temperature is under a programmable low limit. A special routine is
implemented to throttle the CPU clock until the temperature falls below the programmed
low limit.
Please refer to Section 4.1.10 CPU/Board Features Setup– Thermal Management Options
for a complete information on thermal management setups.
Downloaded from StockCheck.com
WDD[2..0] NMI(T)
000 16T
001 64T
010 256T
011 1024T
100 4096T
101 16384T
110 65536T
111 262144T
Time-out selection with T = 1.08ms (TBC)
3-19
Software Setups
RESET(T)
NMI(T)+8T
NMI(T)+8T
NMI(T)+8T
NMI(T)+8T
NMI(T)+8T
NMI(T)+8T
NMI(T)+8T
NMI(T)+8T