Xilinx Virtex-7 VC7222 User Manual page 58

Appendix C: Master Constraints File Listing
58
Send Feedback
set_property PACKAGE_PIN D4
set_property PACKAGE_PIN D3
set_property PACKAGE_PIN E2
set_property PACKAGE_PIN E1
set_property PACKAGE_PIN F4
set_property PACKAGE_PIN F3
set_property PACKAGE_PIN G2
set_property PACKAGE_PIN G1
set_property PACKAGE_PIN H4
set_property PACKAGE_PIN H3
set_property PACKAGE_PIN AC29
set_property PACKAGE_PIN AC30
set_property PACKAGE_PIN AA29
set_property PACKAGE_PIN AA30
set_property PACKAGE_PIN U33
set_property PACKAGE_PIN U34
set_property PACKAGE_PIN V31
set_property PACKAGE_PIN V32
set_property PACKAGE_PIN W33
set_property PACKAGE_PIN W34
set_property PACKAGE_PIN AB31
set_property PACKAGE_PIN AB32
set_property PACKAGE_PIN AA33
set_property PACKAGE_PIN AA34
set_property PACKAGE_PIN AD31
set_property PACKAGE_PIN AD32
set_property PACKAGE_PIN AC33
set_property PACKAGE_PIN AC34
set_property PACKAGE_PIN Y31 [get_ports 213_RX0_P]
set_property PACKAGE_PIN Y32
set_property PACKAGE_PIN W29
set_property PACKAGE_PIN W30
set_property PACKAGE_PIN U29
set_property PACKAGE_PIN U30
set_property PACKAGE_PIN J33
set_property PACKAGE_PIN J34
set_property PACKAGE_PIN M31
set_property PACKAGE_PIN M32
set_property PACKAGE_PIN L33
set_property PACKAGE_PIN L34
set_property PACKAGE_PIN K31
set_property PACKAGE_PIN K32
set_property PACKAGE_PIN N33
set_property PACKAGE_PIN N34
set_property PACKAGE_PIN P31
set_property PACKAGE_PIN P32
set_property PACKAGE_PIN R33
set_property PACKAGE_PIN R34
set_property PACKAGE_PIN T31
set_property PACKAGE_PIN T32
set_property PACKAGE_PIN N29
set_property PACKAGE_PIN N30
set_property PACKAGE_PIN R29
set_property PACKAGE_PIN R30
set_property PACKAGE_PIN A33
set_property PACKAGE_PIN A34
set_property PACKAGE_PIN B31
set_property PACKAGE_PIN B32
set_property PACKAGE_PIN C33
www.xilinx.com
[get_ports 115_RX2_P]
[get_ports 115_RX2_N]
[get_ports 115_TX1_P]
[get_ports 115_TX1_N]
[get_ports 115_RX1_P]
[get_ports 115_RX1_N]
[get_ports 115_TX0_P]
[get_ports 115_TX0_N]
[get_ports 115_RX0_P]
[get_ports 115_RX0_N]
[get_ports 213_REFCLK0_P]
[get_ports 213_REFCLK0_N]
[get_ports 213_REFCLK1_P]
[get_ports 213_REFCLK1_N]
[get_ports 213_TX3_P]
[get_ports 213_TX3_N]
[get_ports 213_RX3_P]
[get_ports 213_RX3_N]
[get_ports 213_TX2_P]
[get_ports 213_TX2_N]
[get_ports 213_RX2_P]
[get_ports 213_RX2_N]
[get_ports 213_TX1_P]
[get_ports 213_TX1_N]
[get_ports 213_RX1_P]
[get_ports 213_RX1_N]
[get_ports 213_TX0_P]
[get_ports 213_TX0_N]
[get_ports 213_RX0_N]
[get_ports 214_REFCLK0_P]
[get_ports 214_REFCLK0_N]
[get_ports 214_REFCLK1_P]
[get_ports 214_REFCLK1_N]
[get_ports 214_TX3_P]
[get_ports 214_TX3_N]
[get_ports 214_RX3_P]
[get_ports 214_RX3_N]
[get_ports 214_TX2_P]
[get_ports 214_TX2_N]
[get_ports 214_RX2_P]
[get_ports 214_RX2_N]
[get_ports 214_TX1_P]
[get_ports 214_TX1_N]
[get_ports 214_RX1_P]
[get_ports 214_RX1_N]
[get_ports 214_TX0_P]
[get_ports 214_TX0_N]
[get_ports 214_RX0_P]
[get_ports 214_RX0_N]
[get_ports 215_REFCLK0_P]
[get_ports 215_REFCLK0_N]
[get_ports 215_REFCLK1_P]
[get_ports 215_REFCLK1_N]
[get_ports 215_TX3_P]
[get_ports 215_TX3_N]
[get_ports 215_RX3_P]
[get_ports 215_RX3_N]
[get_ports 215_TX2_P]
VC7222 Transceiver Characterization Board
UG965 (v1.4) February 11, 2015