Low Power State; Link Partner Wake-Up State; Normal Operating State - Renesas R-IN32M4-CL2 User Manual

R-IN32M4-CL2 User's Manual Gigabit Ethernet PHY Edition
2.2.1

Low Power State

In the low power state, all major digital blocks are powered down. However, the SMI interface (MDC, MDIO, and
MDINT) functionality is provided.
In this state, the PHY monitors the media interface pins for signal energy. The PHY comes out of low power state and
transitions to the normal operating state when signal energy is detected on the media. This happens when the PHY is
connected to one of the following:
• Autonegotiation-capable link partner
• Another PHY in enhanced ActiPHY link partner wake-up state
In the absence of signal energy on the media pins, the PHY periodically transitions from low-power state to link partner
wake-up state, based on the programmable sleep timer (register bits 20E1.14:13). The actual sleep time duration is
randomized from –80 ms to 60 ms to avoid two linked PHYs in ActiPHY mode entering a lock-up state during operation.
2.2.2

Link Partner Wake-Up State

In the link partner wake-up state, the PHY attempts to wake up the link partner. Up to three complete fast link pulse
bursts are sent on alternating pairs A and B of the media for a duration based on the wake-up timer, which is set using
register bits 20E1.12:11.
In this state, SMI interface (MDC, MDIO, and MDINT) functionality is provided.
After sending signal energy on the relevant media, the PHY returns to the low power state.
2.2.3

Normal Operating State

In the normal operating state, the PHY establishes a link with a link partner. When the media is unplugged or the link
partner is powered down, the PHY waits for the duration of the programmable link status time-out timer, which is set
using register bit 28.7 and bit 28.2. It then enters the low power state.
R18UZ0043EJ0100
Mar 4, 2016
2. Functional Descriptions
Page 6 of 39