Autonegotiation Link Partner Next; 1000Base-T Control; Table 3.11 Autonegotiation Lp Next Page Receive, Address 8 (0X08); Table 3.12 1000Base-T Control, Address 9 (0X09) - Renesas R-IN32M4-CL2 User Manual

Gigabit ethernet phy edition
Hide thumbs Also See for R-IN32M4-CL2:
Table of Contents

Advertisement

R-IN32M4-CL2 User's Manual Gigabit Ethernet PHY Edition
3.2.8
Autonegotiation Link Partner Next Page Receive
The bits in register 8 of the main register space work together with register 7 to determine certain aspects of the LP
autonegotiation. The following table shows the possible readouts.

Table 3.11 Autonegotiation LP Next Page Receive, Address 8 (0x08)

Bit
Name
15
LP next page
14
Acknowledge
13
LP message page
12
LP acknowledge 2
11
LP toggle
10:0
LP message/unformatted code
3.2.9

1000BASE-T Control

The 1000BASE-T functionality is controlled by the bits in register 9 of the main register space. The following table
shows the settings and readouts available.

Table 3.12 1000BASE-T Control, Address 9 (0x09)

Bit
15:13
Transmitter test mode
12
Master/slave manual configuration
11
Master/slave value
10
Port type
9
1000BASE-T FDX capability
8
1000BASE-T HDX capability
7:0
Reserved
Caution: Transmitter test mode (bits 15:13) operates in the manner described in IEEE 802.3 section 40.6.1.1.2.
R18UZ0043EJ0100
Mar 4, 2016
Access
RO
RO
RO
RO
RO
RO
Name
Access
R/W
R/W
R/W
R/W
R/W
R/W
RO
Description
1: More pages follow
1: LP acknowledge
1: Message page
0: Unformatted page
1: LP complies with request
1: Previous transmitted LCW = 0
0: Previous transmitted LCW = 1
LP Message/unformatted code
Description
000: Normal
001: Mode 1: Transmit waveform test
010: Mode 2: Transmit jitter test as master
011: Mode 3: Transmit jitter test as slave
100: Mode 4: Transmitter distortion test
101–111: Reserved
1: Master/slave manual configuration enabled
This register is only valid when bit 9.12 is set to 1.
1: Configure PHY as master during negotiation
0: Configure PHY as slave during negotiation
1: Multi-port device
0: Single-port device
1: 1000BASE-T FDX capable
1: 1000BASE-T HDX capable
Reserved
3. Registers
Default
0
0
0
0
0
0x000
Default
000
0
0
1
1
1
0x00
Page 20 of 39

Advertisement

Table of Contents
loading

This manual is also suitable for:

R9j03g019gbg

Table of Contents