1000Base-T Status; 1000Base-T Status Extension 1; Table 3.13 1000Base-T Status, Address 10 (0X0A); Table 3.14 1000Base-T Status Extension 1, Address 15 (0X0F) - Renesas R-IN32M4-CL2 User Manual

Gigabit ethernet phy edition
Hide thumbs Also See for R-IN32M4-CL2:
Table of Contents

Advertisement

R-IN32M4-CL2 User's Manual Gigabit Ethernet PHY Edition
3.2.10

1000BASE-T Status

The bits in register 10 of the main register space can be read to obtain the status of the 1000BASE-T communications
enabled in the device. The following table shows the readouts.

Table 3.13 1000BASE-T Status, Address 10 (0x0A)

Bit
Name
15
Master/slave configuration fault
14
Master/slave configuration resolution
13
Local receiver status
12
Remote receiver status
11
LP 1000BASE-T FDX capability
10
LP 1000BASE-T HDX capability
9:8
Reserved
7:0
Idle error count
3.2.11

1000BASE-T Status Extension 1

Register 15 provides additional information about the operation of the device 1000BASE-T communications. The
following table shows the readouts available.

Table 3.14 1000BASE-T Status Extension 1, Address 15 (0x0F)

Bit
Name
15:14
Reserved
13
1000BASE-T FDX capability
12
1000BASE-T HDX capability
11:0
Reserved
R18UZ0043EJ0100
Mar 4, 2016
Access
RO
This bit latches high.
1: Master/slave configuration fault detected
0: No master/slave configuration fault detected
RO
1: Local PHY configuration resolved to master
0: Local PHY configuration resolved to slave
RO
1: Local receiver is operating normally
RO
1: Remote receiver OK
RO
1: LP 1000BASE-T FDX capable
RO
1: LP 1000BASE-T HDX capable
RO
Reserved
RO
Self-clearing register
Access
RO
Reserved
RO
1: PHY is 1000BASE-T FDX capable
RO
1: PHY is 1000BASE-T HDX capable
RO
Reserved
Description
Description
3. Registers
Default
0
1
0
0
0
0
00
0x00
Default
00
1
1
0x000
Page 21 of 39

Advertisement

Table of Contents
loading

This manual is also suitable for:

R9j03g019gbg

Table of Contents