Table of Contents
Advertisement
216
Chapter 4
Output Modules
Functional Block Diagram
4:1 mux with
1:2 fanout
A
B
HD/SD
C
input 1
D
•
•
•
•
4:1 mux with
1:2 fanout
A
B
HD/SD
C
input 8
D
Sync inputs
TDM input
+3.3 V
+24 VA
Power conversion and
+24 VB
voltage monitoring
+5 VL
Specifications
+1.2 V
+24 V fused
DA core
SLID
PIPE
CPLD
PRTI
Figure 4-6 PM-HSR-OB+/PT-HSR-OB+ Functional Block Diagram
Specifications and designs are subject to change without notice.
Table 4-7 PM-HSR-OB+/PT-HSR-OB+ Specifications
Item
Number of outputs
Output connector
Impedance
Signal type
Optional
processing
submodule
FPGA
Specification
8
75 BNC per IEC 169-8
75
SMPTE 424M, SMPTE 292M, SMPTE 259M,
SMPTE 344M, DVB-ASI
Most other < 1Vpp digital signals, 3 Mb/s to
3.0 Gb/s
Reclocker
Cable
driver
•
8:1 mux
•
2:1 mux
(single to diff.)
•
Reclocker
Cable
driver
OB2OB
Ethernet
Output driver 1-8 slew rate/mute
Mux control
Reclocker 1-8 control
Reclocker 1-8 reporting
HD/SD
output 1
•
•
•
•
HD/SD
output 8
Advertisement
Table of Contents
