Functional Block Diagram
Equalizer
SD input 1
Equalizer
SD input 2
Equalizer
SD input 3
•
•
•
Equalizer
SD input 8
Sync
inputs
+3.3 V
+24 VA
Power conversion and
+24 VB
voltage monitoring
+5 VL
Figure 3-10 PM-S-IB+/PT-S-IB+ Functional Block Diagram
Fanout
Fanout
Fanout
Fanout
+1.2 V
+24 V
+3.3 V
DA core
SLID
PIPE
CPLD
Installation, Configuration, and Operation Manual
Feedback
from PT-XP
Optional
processing
submodule
FPGA
Platinum Frames and Modules
4×4 crosspoint
SD output 1A
SD output 1B
4×2 crosspoint
SD output 2A
SD output 2B
2×2 crosspoint
SD output 3A
SD output 3B
2×2 crosspoint
SD output 8A
SD output 8B
TDM output
IB2IB
Ethernet
EQ 1-8 cable
length adjust
D/A converters
EQ 1-8 bypass/mute
EQ 1-8 signal detect
77
•
•
•