Lpars - IBM Power Systems 775 Manual

For aix and linux hpc solution
Table of Contents

Advertisement

The hardware is configured and managed via the service LAN, which connects the EMS to
the HMCs, BCAs, and FSPs.
Management is hierarchical with the EMS at the top, followed by the service nodes, then all
the nodes in their building blocks. Management operations from the EMS to the nodes are
also distributed out through the service nodes. Compute nodes are deployed by using a
service node as the diskless image server.
Monitoring information comes from the sources (frames/CECs, nodes, HFI/ISR fabric, and so
on), flows through the service LAN and cluster LAN back to the EMS, and is logged in the
xCAT database.

1.7.6 LPARs

The minimum hardware requirement for an LPAR is one POWER7 chip with memory attached
to its memory controller. If an LPAR is assigned to one POWER7, that chip must have
memory on either of its memory controllers. If an LPAR is assigned to two, three, or four
POWER7 chips, any one or more of the POWER7 chips must have memory that is attached
to them.
A maximum of one LPAR per POWER7 chip supported. A single LPAR resides on one, two,
three, or four POWER7 chips. This configuration results in an Octant with the capability to
have one, two, three, or four LPARs. An LPAR cannot reside in two Octants. With this
configuration, the number of LPARs per CEC (eight Octants) ranges 8 - 32 (4 x 8). Therefore,
1 - 4 LPARs per Octant and 8 - 32 LPARs per CEC.
The following LPAR assignments are supported in an Octant:
LPAR with all processors and memory that is allocated to that LPAR
LPARs with 75% of processor and memory resources that are allocated to the first LPAR
and 25% to the second
LPARs with 50% of processor and memory resources that are allocated to each LPAR
LPARs with 50% of processor and memory resources that are allocated to the first LPAR
and 25% to each of the remaining two LPARs
LPARs with 25% of processor and memory resources that are allocated to each LPAR
Recall that for an LPAR to be assigned, a POWER7 chip and memory that is attached to its
memory controller is required. If either one of the two requirements is not met, that POWER7
is skipped and the LPAR is assigned to the next valid POWER7 in the order.
Chapter 1. Understanding the IBM Power Systems 775 Cluster
57

Advertisement

Table of Contents
loading

Table of Contents