Pci; Figure 75. Pci Bus Layout Example - Intel 815EG Design Manual

Chipset platform for use with universal socket 370
Table of Contents

Advertisement

R
11.7

PCI

The ICH2 provides a PCI Bus interface compliant with the PCI Local Bus Specification,
Revision 2.2. The implementation is optimized for high-performance data streaming when the
ICH2 is acting as either the target or the initiator on the PCI bus. For more information on the PCI
Bus interface, refer to the PCI Local Bus Specification, Revision 2.2.
The ICH2 supports six PCI Bus masters (excluding the ICH2), by providing six REQ#/GNT#
pairs. In addition, the ICH2 supports two PC/PCI REQ#/GNT# pairs, one of which is multiplexed
with a PCI REQ#/GNT# pair.

Figure 75. PCI Bus Layout Example

®
Intel
815EG Chipset Platform Design Guide
ICH2
I/O Subsystem
IO_subsys_PCI_layout
125

Advertisement

Table of Contents
loading

Table of Contents