The Fx18-60S Connector (Ops100-Sh) - DFI OPS100-SH User Manual

The FX18-60S Connector (OPS100-SH)

The right angle mate plug connector (p/n: Hirose FX18-60S-0.8SH) should be mated with the
receptacle connector (p/n: Hirose FX18-60P-0.8SH); together, they provide interfacing for the
following functions:
Power Contacts: 5V, 3V3@0.5A max
Display Interface: 1*DisplayPort 1.2 (4K at 60Hz)
PCI Express Expansion: 1*PCI-Express 3.0 x4
Control and Management Signals: 1*GPIO, 1*I2C, PHY device management signals
The following table lists the pin assignments of the 60-pin HRS connector:
Pins Pin Assignment Description I/O
(1)
110 DDI1_TXP0
109 DDI1_TXN0
108
GND Ground
107
DDI1_TXP1
106
DDI1_TXN1
105 GND Ground
104 DDI_AUXP
103 DDI_AUXN
102 GND
101 I2C1_DATA1 I2C Data I/O
100 I2C1_CLK I2C Clock OUT
99 GND Ground
98 PCIE_CLK_P PCIe CLK OUT
97 PCIE_CLK_N PCIe CLK OUT
96
GND Ground
Chapter 2 Hardware Installation
Chapter 5 Ports and Connectors
Pins Pin Assignment Description I/O
Hot Plug - Hot
140
Plug Detect
139 DDI1_TXP2
138
DDI1_TXN2
137
GND Ground
136
DDI1_TXP3
135 DDI1_TXN3
134 GND Ground -
133 GPIO GPIO
132 PCIe_RST
131 SLEEP_S3 PHY Status OUT
130 LAN_DISABLE PHY Status OUT
129 I2C_DATA_LAN I2C/SMBus Data I/O
128 I2C_CLK_LAN I2C/SMBus CLK OUT
127 GND Ground -
126
PCIE-TXP3 PCIe OUT
Chapter 5
95 GND
94 PCIE-RXP3
93 PCIE-RXN3
92 GND
91
GND
90
PCIE-RXP2
89 PCIE-RXN2
88 GND
87 GND
86 PCIE-RXP1
85 PCIE-RXN1
84 GND
83 GND
82 PCIE-RXP0
81 PCIE-RXN0
Notes:
(1) The I/O column definition is in reference to the OPS+ pluggable board.
(2) OC= Open Collector.
31
Ground 125 PCIE-TXN3
-
PCIe IN 124 GND Ground
PCIe IN 123 GND Ground
Ground 122 PCIE-TXP2
-
121
Ground - PCIE-TXN2
120
PCIe IN GND Ground
PCIe IN 119 GND Ground
Ground - 118 PCIE-TXP1
Ground 117 PCIE-TXN1
-
PCIe IN 116 GND Ground
PCIe IN 115 GND Ground
Ground 114 PCIE-TXP0
-
Ground 113 PCIE-TXN0
-
PCIe IN 112 GND Ground
PCIe IN 111 PCI_E_WAKE PHY Status
PCIe OUT
-
-
PCIe OUT
PCIe OUT
-
-
PCIe OUT
PCIe OUT
-
-
PCIe OUT
PCIe OUT
-
IN
www.dfi.com