Internal I/O Connectors; Lpc Connector (Ops100-Sh); Line-Out Connector (Ops-Db) - DFI OPS100-SH User Manual

Hide thumbs Also See for OPS100-SH:
Table of Contents

Advertisement

Internal I/O Connectors

LPC Connector (OPS100-SH)

Clear
CMOS
1
(J23)
Battery (J3)
2
1
Buzzer
Intel
CM236/HM170
14
13
14
13
2
1
LPC
HRS FX18-60S
1
2
Pins
Pin Assignment
Pins
Pin Assignment
7
L_AD3
14
5V
6
3V3
13
5VSB
5
L_FRAME#
12
GND
4
L_AD0
11
INT_SERIRQ
3
L_RST#
10
Key
2
9
L_AD1
L_AD2
1
8
L_CLK
GND
The Low Pin Count Interface was defined by Intel
transition towards legacy free systems. It allows the integration of low-bandwidth legacy I/O
components within the system, which are provided by the embedded controller. It is also used
to interface Trusted Platform Module (TPM) devices. For more information about LPC bus,
please refer to the Intel
Low Pin Count Interface Specification. The table above indicates the
®
pin assignments of the LPC connector.
Chapter 2 Hardware Installation
Chapter 5 Ports and Connectors
COM 1
MicroSD
USB 3.0
USB 3.0
Power-on
Intel
Xeon
®
E3-1515M v5
Core™ i5-6440EQ
Core™ i3-6100E
JAE TX25A-80P
SPI Flash BIOS
®
Corporation to facilitate the industry's
Chapter 5

Line-out Connector (OPS-DB)

HRS FX18-60P
140
111
110
81
2
1
1
1
6
SYS Fan (J3)
GPIO (J4)
I2C (J6)
PCIE1(PCIe 3.0 x4)
A2
A1
B1
B2
AT/ATX mode
(J17)
DPB
Power-on
The Line-out connector provides both left and right channel for audio output.
24
JAE TX24A-80R
80
42
41
2
1
A32
A31
B31
Line_out
B32
1
(J5)
USB PWR
USB PWR
(J16)
1
3
1
(J15)
3
2
+12V Slide Switch
4
COM 1
Pins
Pin Assignment
Line-out (J5)
5
AZ_LINEOUT_L
4
Audio Ground
1
3
AZ_LineOut_R
2
No Connect
1
No Connect
1
3
www.dfi.com

Advertisement

Table of Contents
loading

Table of Contents