Mitsubishi MELSEC-Q/L Programming Manual page 674

Table of Contents

Advertisement

CHAPTER 9
9.1
Writing to the CPU Shared Memory of Host CPU
The S.TO or TO instruction is used to write to the CPU shared memory of the host station in the multiple CPU system.
The following table indicates the usability of the S.TO and TO instructions.
CPU Module
Basic model QCPU
High Performance model QCPU
Process CPU
Redundant CPU
Universal model QCPU
LCPU
(1) Operation of S.TO instruction
The S.TO instruction can write data to the CPU shared memory of the host CPU module.
The following figure shows the processing performed when the S.TO instruction is executed in CPU No. 1.
CPU No. 1
Device
Data
memory
write
(2) Operation of the TO instruction
The TO instruction can write device memory data to the following memories.
• CPU shared memory of host CPU module
• Buffer memory of intelligent function module
672
MULTIPLE CPU DEDICATED
INSTRUCTION
Q00JCPU
Q00CPU, Q01CPU
Q02CPU, Q02HCPU,
Q06HCPU, Q12HCPU,
Q25HCPU
Q02PHCPU, Q06PHCPU,
Q12PHCPU, Q25PHCPU
Q12PRHCPU, Q25PRHCPU
Q00UJCPU
Q00UCPU, Q01UCPU, Q02UCPU,
Q03UDCPU, Q04UDHCPU,
Q06UDHCPU, Q10UDHCPU,
Q13UDHCPU, Q20UDHCPU,
Q26UDHCPU, Q03UDECPU,
Q04UDEHCPU, Q06UDEHCPU,
Q10UDEHCPU, Q13UDEHCPU,
Q20UDEHCPU, Q26UDEHCPU,
Q50UDEHCPU, Q100UDEHCPU
L02CPU, L26CPU-BT, L02CPU-P,
L26CPU-PBT
CPU No. 2
CPU
Device
CPU
shared
memory
shared
memory
memory
[ SP.TO H3E0 n2 n3 n4 D ]
Designation of CPU shared memory in CPU No. 1
S.TO Instruction
TO Instruction
Unusable
Unusable
Usable
Usable
Usable
Unusable
Usable
Unusable
Unusable
Unusable
Unusable
Unusable
Usable
Usable
Unusable
Unusable
Intelligent
function module
Buffer
memory

Advertisement

Table of Contents
loading

Table of Contents