Mitsubishi MELSEC-Q/L Programming Manual page 50

Table of Contents

Advertisement

Category
BXCH
Block data
exchange
BXCHP
SWAP
Exchange of
upper and
lower bytes
SWAPP
*1:
The number of steps may vary depending on the device and type of CPU module being used.
Component
QCPU
LCPU
Note 1) The number of steps may increase due to the conditions described in Page 110, Section 3.8.
*2:
The number of steps may vary depending on the device and type of CPU module being used.
Component
High Performance model QCPU
Process CPU
Redundant CPU
Basic model QCPU
Universal model QCPU
LCPU
Note 1) The number of steps may increase due to the conditions described in Page 110, Section 3.8.
*3:
The number of steps may vary depending on the device and type of CPU module being used.
Component
QCPU
LCPU
Note 1) The number of steps may increase due to the conditions described in Page 110, Section 3.8.
48
Symbol
BXCH
S D
n
BXCHP
S D
n
SWAP
D
SWAPP
D
• Word device: Internal device (except for file register ZR)
• Bit device:
Devices whose device Nos. are multiples of 16, whose digit
designation is K4, and which use no indexing.
• Constant:
No limitations
Devices other than above
• Word device: Internal device (except for file register ZR)
• Bit device:
Devices whose device Nos. are multiples of 16, whose digit
designation is K8, and which use no
• Constant:
No limitations
Devices other than above
• Word device: Int
• Bit device:
Devices whose device Nos. are multiples of 16, whose digit
designation is K8, and which use no indexing.
• Constant:
No limitations
(The number of steps is 3 when the above device + constant are used.)
Devices other than above
All devices that can be used
• Word device: Internal device (except for file register ZR)
• Bit device:
Devices whose device Nos. are multiples of 16, whose digit
designation is K4, and which use no indexing.
• Constant:
No limitations
Devices other than above
Processing Details
(S)
(D)
b15 to
b8 b7
to
(S)
8 bits
8 bits
b15 to
b8 b7
to
(D)
8 bits
8 bits
Device
Device
ernal device (except for file register ZR)
Device
Execution
Condition
n
b0
b0
.
indexing
Page
4
-
271
Page
3
-
273
Number of
Steps
2
Note 1)
3
Number of
Steps
3
Note 1)
3
2
Note 1)
3
Note 1)
2
Number of
Steps
2
Note 1)
3

Advertisement

Table of Contents
loading

Table of Contents