Xilinx SMPTE 2022-5/6 Product Manual page 24

Table 2-10: AXI4-Lite Register Map (Cont'd)
Address (Hex) Register Name
0x0100 chan_en
0x010C chan_stat_reset
0x0110 match_ssrc
0x0114 sdi_pkt_status
LogiCORE IP SMPTE 2022-5/6 RX v4.0
PG033 October 1, 2014
Default
Access Type
Value(HEX)
R/W 0x00000000
R/W 0x00000000
R/W 0x00000000
R 0x00000000
www.xilinx.com
Chapter 2: Product Specification
Description
Bit
Value
Range
Channel Enable
31:2 Reserved
1 RTP timestamp bypass
1 - operate on RTP
stream with no
timestamp
0 - operate on RTP
stream with timestamp
0 Channel enable
0 - disable channel.
1 - enable channel
Channel Statistics Reset
31:6 Reserved
5 Reset oor_ pkt_cnt
4 Reset unrec_pkt_cnt
3 Reset media_buffer_ov
2 Reset dup_pkt_cnt
1 Reset corr_ pkt_cnt
0 Reset
chan_valid_media_pkt_
cnt
Match SSRC
31:0 32-bit SSRC value used
to match between
primary and secondary
links to the channel
SDI Packet Status
1 1 - SDI frame out of
sync. Packet count for
the SDI frame does not
match the video format
0 Packet size locked
indicator
0 - Not locked
1 - Locked
Send Feedback
24