Table of Contents
Advertisement
Table 2-6: AXI4-Stream Interface Signals (Cont'd)
Signal Name
pri/sec_s_axis_tvalid
pri/sec_s_axis_tlast
pri/sec_s_axis_tuser
SMPTE SD/HD/3G-SDI Interface
See the Society of Motion Picture and Television Engineers (SMPTE) SD/HD/3G-SDI Product
Guide (PG071)
Table 2-7: SMPTE SD/HD/3G-SDI Interface Signals
(1)
Signal Name
tx[0-7]_rst
tx[0-7]_clk
tx[0-7]_ce
tx[0-7]_din_rdy
tx[0-7]_ds1a
tx[0-7]_ds1b
tx[0-7]_ds2a
tx[0-7]_ds2b
tx[0-7]_level_b
_3g
tx[0-7]_mode
tx[0-7]_m
1. [0-7] is index that represent up to 8 channels support for SDI streams.
LogiCORE IP SMPTE 2022-5/6 RX v4.0
PG033 October 1, 2014
Direction
In
In
In
[Ref 5]
for more information.
Direction
Width
Description
In
1
Reset
Clock input. It must have a frequency of 74.25 MHz or
In
1
74.25/1.001 MHz for HD-SDI, 148.5 MHz or 148.5/1.001 MHz
for 3G-SDI, and 148.5 MHz for SD-SDI mode.
Out
3
To tx[0-7]_ce of SMPTE SD/HD/3G-SDI
Out
1
To tx[0-7]_din_rdy of SMPTE SD/HD/3G-SDI
Out
10
To tx[0-7]_ds1a of SMPTE SD/HD/3G-SDI
Out
10
To tx[0-7]_ds1b of SMPTE SD/HD/3G-SDI
Out
10
To tx[0-7]_ds2a of SMPTE SD/HD/3G-SDI
Out
10
To tx[0-7]_ds2b of SMPTE SD/HD/3G-SDI
Out
1
To tx[0-7]_level_b_3g of SMPTE SD/HD/3G-SDI
Out
1
To tx[0-7]_mode of SMPTE SD/HD/3G-SDI
In HD-SDI and 3G-SDI modes, this output indicates which bit
rate is received. If this output is Low, it indicates a bit rate of
Out
1
1.485 Gb/s in HD-SDI mode and 2.97 Gb/s in 3G-SDI mode. If
this output is High, it indicates a bit rate of 1.485/1.001 Gb/s
in HD-SDI mode and 2.97/1.001 Gb/s in 3G-SDI mode.
www.xilinx.com
Chapter 2: Product Specification
Width Description
1
AXI4-Stream Data Valid from XGMAC
AXI4-Stream signal from XGMAC indicating an end
1
of packet
AXI4-Stream User Sideband Interface from XGMAC
• 1 indicates that a good packet has been
1
received.
• 0 indicates that a bad packet has been received.
17
Send Feedback
Advertisement
Table of Contents
Need help?
Do you have a question about the SMPTE 2022-5/6 and is the answer not in the manual?
Questions and answers