Table of Contents
Advertisement
Port data registers
Field
0
PTB5 is disabled to offer high current drive capability.
1
PTB5 is enable to offer high current drive capability.
0
PTB4
PTB4
This read/write bit enables the high current drive capability of PTB4
0
PTB4 is disabled to offer high current drive capability.
1
PTB4 is enable to offer high current drive capability.
7.7.10 Port A Output Enable Register (PORT_PTAOE)
Address: 0h base + 30B0h offset = 30B0h
Bit
7
Read
PTAOE7
Write
Reset
0
Field
7
Output Enable for Port A Bit 7
PTAOE7
This read/write bit enables the port A pin as an output.
0
Output Disabled for port A bit 7.
1
Output Enabled for port A bit 7.
6
Output Enable for Port A Bit 6
PTAOE6
This read/write bit enables the port A pin as an output.
0
Output Disabled for port A bit 6.
1
Output Enabled for port A bit 6.
5
Output Enable for Port A Bit 5
PTAOE5
This read/write bit enables the port A pin as an output.
0
Output Disabled for port A bit 5.
1
Output Enabled for port A bit 5.
4
Output Enable for Port A Bit 4
PTAOE4
This read/write bit enables the port A pin as an output.
0
Output Disabled for port A bit 4.
1
Output Enabled for port A bit 4.
3
Output Enable for Port A Bit 3
PTAOE3
This read/write bit enables the port A pin as an output.
168
PORT_HDRVE field descriptions (continued)
6
5
PTAOE6
PTAOE5
PTAOE4
0
0
PORT_PTAOE field descriptions
Table continues on the next page...
MC9S08PT60 Reference Manual, Rev. 4, 08/2014
Description
4
3
2
PTAOE3
PTAOE2
0
0
0
Description
1
0
PTAOE1
PTAOE0
0
0
Freescale Semiconductor, Inc.
Advertisement
Table of Contents
